Patents by Inventor Takatsugu Kusumi
Takatsugu Kusumi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10902813Abstract: Each unit circuit that constitutes each of stages of a shift register is provided with a charge supply unit including a third node whose potential becomes high level at identical timing with a first node (a node for holding an electric charge in order to output a scanning signal (output signal) at high level), and capable of supplying an electric charge to the first node throughout a period after the potential of the third node becomes high level until the scanning signal (output signal) at high level is outputted. Here, all of the unit circuits within the shift register have an identical configuration.Type: GrantFiled: November 14, 2018Date of Patent: January 26, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Yohei Takeuchi, Takuya Watanabe, Akira Tagawa, Yasuaki Iwase, Takatsugu Kusumi
-
Patent number: 10818260Abstract: Each unit circuit includes a thin film transistor (first stabilization transistor) having a gate terminal to which a clear signal which goes to an on level when a frame period ends applied, a drain terminal connected to a charge holding node, and a source terminal to which a potential of an off level is applied. Here, a gate length of the thin film transistor is set to be larger than gate lengths of other charge holding node turn-off transistors. Alternatively, a multi-gate structure is adopted for the thin film transistor and a single gate structure is adopted for the other charge holding node turn-off transistors.Type: GrantFiled: November 14, 2018Date of Patent: October 27, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Akira Tagawa, Takuya Watanabe, Yasuaki Iwase, Takatsugu Kusumi, Yohei Takeuchi
-
Patent number: 10796655Abstract: A configuration in which a voltage (a gate on voltage) of only one system is used as a voltage for turning scanning lines to a selected state is employed (single power supply system configuration). A unit circuit that constitutes a shift register within a gate driver includes a thin film transistor whose source terminal is connected to an output control node. In such a configuration, when the external power supply is stopped, a voltage supplied to a gate terminal of the thin film transistor and a voltage supplied to a drain terminal of the thin film transistor are set to the gate on voltage.Type: GrantFiled: December 27, 2018Date of Patent: October 6, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Takatsugu Kusumi, Takuya Watanabe, Akira Tagawa, Yasuaki Iwase, Yohei Takeuchi
-
Patent number: 10796659Abstract: There is adopted a gate driver with a system of applying a direct current voltage as an active scanning signal to a gate bus line through a buffer transistor in a unit circuit that composes a shift register, and a display device is provided with a direct current voltage generation circuit that generates the direct current voltage. The direct current voltage generation circuit changes a voltage level of the direct current voltage in each frame period. For example, when a direct current voltage input terminal is provided on a vertical scanning end side, the direct current voltage generation circuit gradually decreases the voltage level of the direct current voltage in each frame period.Type: GrantFiled: April 22, 2019Date of Patent: October 6, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Akira Tagawa, Yasuaki Iwase, Takuya Watanabe, Takatsugu Kusumi, Yohei Takeuchi
-
Patent number: 10777111Abstract: A plurality of pixel formation portions in an image display portion are grouped so that K pixel formation portions form each pixel group, where K is an integer of two or more. The K pixel formation portions forming each of the pixel groups are connected to the same source bus line. Each of the pixel formation portions is provided with a connection control transistor configured to control an electrical connection state between the corresponding source bus line and a pixel electrode. The K connection control transistors included in the K pixel formation portions forming each of the pixel groups become an On state in periods different from one another. A source driver applies a video signal to each of the source bus lines in a time division manner in each horizontal scanning period.Type: GrantFiled: April 17, 2019Date of Patent: September 15, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Yohei Takeuchi, Takuya Watanabe, Akira Tagawa, Yasuaki Iwase, Takatsugu Kusumi
-
Patent number: 10770018Abstract: The present application discloses a scanning signal line drive circuit capable of reducing power consumption and narrowing a picture-frame while ensuring high-speed scanning for image display. First and second gate drivers 410, 420 are arranged to face each other via a display unit 500. Based on a DC buffer method, odd-numbered gate lines are driven by the first gate driver 410 while even-numbered gate bus lines are driven by the second gate driver 420, and when each gate bus line GLi is to be brought into a non-selected state, charges are released from both ends thereof. For this purpose, for example, the end portion of the odd-numbered gate bus line on the first gate driver side is connected to a buffer made up of the activation and inactivation transistors M10, M13L, and the end portion of the odd-numbered gate bus line on the second gate driver side is connected to the inactivation auxiliary transistor M13R.Type: GrantFiled: March 4, 2019Date of Patent: September 8, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Takatsugu Kusumi, Takuya Watanabe, Akira Tagawa, Yasuaki Iwase, Yohei Takeuchi
-
Publication number: 20190325799Abstract: A plurality of pixel formation portions in an image display portion are grouped so that K pixel formation portions form each pixel group, where K is an integer of two or more. The K pixel formation portions forming each of the pixel groups are connected to the same source bus line. Each of the pixel formation portions is provided with a connection control transistor configured to control an electrical connection state between the corresponding source bus line and a pixel electrode. The K connection control transistors included in the K pixel formation portions forming each of the pixel groups become an On state in periods different from one another. A source driver applies a video signal to each of the source bus lines in a time division manner in each horizontal scanning period.Type: ApplicationFiled: April 17, 2019Publication date: October 24, 2019Inventors: YOHEI TAKEUCHI, TAKUYA WATANABE, AKIRA TAGAWA, YASUAKI IWASE, TAKATSUGU KUSUMI
-
Publication number: 20190325838Abstract: There is adopted a gate driver with a system of applying a direct current voltage as an active scanning signal to a gate bus line through a buffer transistor in a unit circuit that composes a shift register, and a display device is provided with a direct current voltage generation circuit that generates the direct current voltage. The direct current voltage generation circuit changes a voltage level of the direct current voltage in each frame period. For example, when a direct current voltage input terminal is provided on a vertical scanning end side, the direct current voltage generation circuit gradually decreases the voltage level of the direct current voltage in each frame period.Type: ApplicationFiled: April 22, 2019Publication date: October 24, 2019Inventors: Akira TAGAWA, Yasuaki IWASE, Takuya WATANABE, Takatsugu KUSUMI, Yohei TAKEUCHI
-
Publication number: 20190318700Abstract: A precharge circuit configured to precharge source bus lines is provided in a display device employing an SSD method. In the case where an n-channel TFT is employed, the precharge circuit applies a precharge voltage to the source bus line connected to the pixel formation portions to be subjected to data writing of a positive polarity, before a video signal is applied to the source bus line. In each horizontal scanning period, an SSD circuit switches the source bus line of a connection. destination of a data output line so that the video signal is applied to the source bus line connected to the pixel formation portions to be subjected to the data writing of a negative polarity relatively prior to the source bus line connected to the pixel formation portions to be subjected to the data writing of the positive polarity.Type: ApplicationFiled: April 10, 2019Publication date: October 17, 2019Inventors: YASUAKI IWASE, TAKUYA WATANABE, AKIRA TAGAWA, TAKATSUGU KUSUMI, YOHEI TAKEUCHI
-
Publication number: 20190279589Abstract: The present application discloses a scanning signal line drive circuit capable of reducing power consumption and narrowing a picture-frame while ensuring high-speed scanning for image display. First and second gate drivers 410, 420 are arranged to face each other via a display unit 500. Based on a DC buffer method, odd-numbered gate lines are driven by the first gate driver 410 while even-numbered gate bus lines are driven by the second gate driver 420, and when each gate bus line GLi is to be brought into a non-selected state, charges are released from both ends thereof. For this purpose, for example, the end portion of the odd-numbered gate bus line on the first gate driver side is connected to a buffer made up of the activation and inactivation transistors M10, M13L, and the end portion of the odd-numbered gate bus line on the second gate driver side is connected to the inactivation auxiliary transistor M13R.Type: ApplicationFiled: March 4, 2019Publication date: September 12, 2019Inventors: Takatsugu KUSUMI, Takuya WATANABE, Akira TAGAWA, Yasuaki IWASE, Yohei TAKEUCHI
-
Publication number: 20190244577Abstract: A configuration in which a voltage (a gate on voltage) of only one system is used as a voltage for turning scanning lines to a selected state is employed (single power supply system configuration). A unit circuit that constitutes a shift register within a gate driver includes a thin film transistor whose source terminal is connected to an output control node. In such a configuration, when the external power supply is stopped, a voltage supplied to a gate terminal of the thin film transistor and a voltage supplied to a drain terminal of the thin film transistor are set to the gate on voltage.Type: ApplicationFiled: December 27, 2018Publication date: August 8, 2019Inventors: TAKATSUGU KUSUMI, TAKUYA WATANABE, AKIRA TAGAWA, YASUAKI IWASE, YOHEI TAKEUCHI
-
Publication number: 20190147821Abstract: Each unit circuit includes a thin film transistor (first stabilization transistor) having a gate terminal to which a clear signal which goes to an on level when a frame period ends applied, a drain terminal connected to a charge holding node, and a source terminal to which a potential of an off level is applied. Here, a gate length of the thin film transistor is set to be larger than gate lengths of other charge holding node turn-off transistors. Alternatively, a multi-gate structure is adopted for the thin film transistor and a single gate structure is adopted for the other charge holding node turn-off transistors.Type: ApplicationFiled: November 14, 2018Publication date: May 16, 2019Inventors: AKIRA TAGAWA, TAKUYA WATANABE, YASUAKI IWASE, TAKATSUGU KUSUMI, YOHEI TAKEUCHI
-
Publication number: 20190147822Abstract: Each unit circuit that constitutes each of stages of a shift register is provided with a charge supply unit including a third node whose potential becomes high level at identical timing with a first node (a node for holding an electric charge in order to output a scanning signal (output signal) at high level), and capable of supplying an electric charge to the first node throughout a period after the potential of the third node becomes high level until the scanning signal (output signal) at high level is outputted. Here, all of the unit circuits within the shift register have an identical configuration.Type: ApplicationFiled: November 14, 2018Publication date: May 16, 2019Inventors: YOHEI TAKEUCHI, TAKUYA WATANABE, AKIRA TAGAWA, YASUAKI IWASE, TAKATSUGU KUSUMI
-
Publication number: 20190108810Abstract: A unit circuit 4 that forms each stage of a shift register is configured by a transfer unit 401 having substantially the same configuration as that of the conventional unit circuit, a state memory unit 402 configured to store a state of a first node N1 within the transfer unit 401 when suspension of scanning is performed, and a connecting unit 403 that connects the state memory unit 402 with the transfer unit 401 so that an electric charge based on an output signal QX from the state memory unit 402 is supplied to the first node N1. A clock operation of control clock signals CKX and CKXB for controlling an operation of the state memory unit 402 is performed when a clock operation of a gate clock signal is suspended.Type: ApplicationFiled: October 9, 2018Publication date: April 11, 2019Inventors: YASUAKI IWASE, TAKUYA WATANABE, AKIRA TAGAWA, TAKATSUGU KUSUMI, YOHEI TAKEUCHI
-
Publication number: 20170179162Abstract: A semiconductor device (100) according to the present invention is a semiconductor device with a thin-film transistor (10), and includes: a gate electrode (62) which has been formed on a substrate (60) as a part of the thin-film transistor (10); a gate insulating layer (66) which has been formed on the gate electrode (62); an oxide semiconductor layer (68) which has been formed on the gate insulating layer (66); a source electrode (70s) and a drain electrode (70d) which have been formed on the oxide semiconductor layer (68); a protective layer (72) which has been formed on the oxide semiconductor layer (68), the source electrode (70s) and the drain electrode (70d); an oxygen supplying layer (74) which has been formed on the protective layer (72); and an anti-diffusion layer (78) which has been formed on the oxygen supplying layer (74).Type: ApplicationFiled: March 3, 2017Publication date: June 22, 2017Inventors: Masao MORIGUCHI, Yohsuke KANZAKI, Yudai TAKANISHI, Takatsugu KUSUMI, Hiroshi MATSUKIZONO
-
Patent number: 9377644Abstract: A TFT 1 is formed on a glass substrate 11, and a flattening resin film 17 covering the TFT 1 is formed. Furthermore, a moisture-proof protective film 18 covering the entire surface of the flattening resin film 17 is formed. For the protective film 18, a SiO2 film, a SiN film, a SiON film, or a stacked film thereof is used. The edge surfaces of the flattening resin film 17 are disposed on the inner side of or under a seal 4, and are formed in a tapered shape. By this, the entry of moisture into the flattening resin film 17 is prevented, preventing display degradation. This effect becomes noticeable in a display device including an oxide semiconductor TFT.Type: GrantFiled: March 16, 2012Date of Patent: June 28, 2016Assignee: SHARP KABUSHIKI KAISHAInventors: Masao Moriguchi, Yohsuke Kanzaki, Yudai Takanishi, Takatsugu Kusumi
-
Patent number: 9190526Abstract: A thin film transistor includes a gate electrode (11a), a gate insulating film (12a) covering the gate electrode (11a), a semiconductor layer (13a) made of an oxide semiconductor and provided on the gate insulating film (12a), a source electrode (16aa) and a drain electrode (16ab) provided on the semiconductor layer (13a) via easily reducible metal layers (15aa, 15ab) and spaced apart from each other, with a channel region (C) interposed therebetween, a conductive region (E) provided in the semiconductor layer (13a), and a diffusion reducing portion (13ca, 13cb) provided in the semiconductor layer (13a), for reducing diffusion of the conductive region (E) into the channel region (C).Type: GrantFiled: April 12, 2012Date of Patent: November 17, 2015Assignee: Sharp Kabushiki KaishaInventors: Masao Moriguchi, Yohsuke Kanzaki, Yudai Takanishi, Takatsugu Kusumi
-
Publication number: 20150108467Abstract: A semiconductor device (100) according to the present invention is a semiconductor device with a thin-film transistor (10), and includes: a gate electrode (62) which has been formed on a substrate (60) as a part of the thin-film transistor (10); a gate insulating layer (66) which has been formed on the gate electrode (62); an oxide semiconductor layer (68) which has been formed on the gate insulating layer (66); a source electrode (70s) and a drain electrode (70d) which have been formed on the oxide semiconductor layer (68); a protective layer (72) which has been formed on the oxide semiconductor layer (68), the source electrode (70s) and the drain electrode (70d); an oxygen supplying layer (74) which has been formed on the protective layer (72); and an anti-diffusion layer (78) which has been formed on the oxygen supplying layer (74).Type: ApplicationFiled: December 15, 2011Publication date: April 23, 2015Applicant: SHARP KABUSHIKI KAISHAInventors: Masao Moriguchi, Yohsuke Kanzaki, Yudai Takanishi, Takatsugu Kusumi, Hiroshi Matsukizono
-
Patent number: 8957418Abstract: A semiconductor device according to the present invention includes: a gate electrode (62) of a thin film transistor (10) and an oxygen supply layer (64), the gate electrode (62) and the oxygen supply layer (64) being formed on a substrate (60); a gate insulating layer (66) formed on the gate electrode (62) and the oxygen supply layer (64); an oxide semiconductor layer (68) of the thin film transistor (10), the oxide semiconductor layer (68) being formed on the gate insulating layer (66); and a source electrode (70S) and a drain electrode (70d) of the thin film transistor (10), the source electrode (70S) and the drain electrode (70d) being formed on the gate insulating layer (66) and the oxide semiconductor layer (68).Type: GrantFiled: December 6, 2011Date of Patent: February 17, 2015Assignee: Sharp Kabushiki KaishaInventors: Masao Moriguchi, Yohsuke Kanzaki, Yudai Takanishi, Takatsugu Kusumi, Hiroshi Matsukizono
-
Patent number: 8900914Abstract: A method of manufacturing a TFT substrate includes: forming a gate electrode (12) and a gate insulating film (30) on a substrate (8); forming a source electrode (14) and a drain electrode (15) at a gap from each other on the gate insulating film (30), and forming a drain connection part (16); forming, after the step of forming the source electrode and the drain electrode, an oxide semiconductor layer (18, 18a, 18b) that contains a channel portion connecting the source electrode (14) to the drain electrode (15) and that contains an additional portion (18a) covering the drain connection part (16); oxidizing a surface of the oxide semiconductor layer (18, 18a, 18b); forming a contact hole (22) in an insulating film (32) that covers the oxide semiconductor layer; removing a portion of the additional portion (18a) of the oxide semiconductor layer that is located inside the contact hole (22); and forming a conductive layer (20) that electrically connects the drain connection part (16) that has been exposed.Type: GrantFiled: May 29, 2012Date of Patent: December 2, 2014Assignee: Sharp Kabushiki KaishaInventors: Yudai Takanishi, Masao Moriguchi, Yohsuke Kanzaki, Takatsugu Kusumi