Patents by Inventor Takayuki Tsukamoto
Takayuki Tsukamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240150533Abstract: A method for producing a polytetrafluoroethylene particle, which includes subjecting tetrafluoroethylene to suspension polymerization in an aqueous medium to prepare a suspension-polymerized particle of polytetrafluoroethylene, washing and then crushing the suspension-polymerized particle or crushing the suspension-polymerized particle with washing to prepare a crushed particle, dehydrating the crushed particle to prepare a crushed particle having a water content of 40% by mass or less, and subjecting the dehydrated crushed particle to heat treatment to produce a polytetrafluoroethylene particle.Type: ApplicationFiled: December 29, 2023Publication date: May 9, 2024Applicant: DAIKIN INDUSTRIES, LTD.Inventors: Takayuki TANAKA, Masayoshi Miyamoto, Tomoki Minamiyama, Takeki Kusunoki, Tokahiro Taira, Takuya Yamabe, Hirotoshi Yoshida, Taketo Kato, Taku Yamanaka, Mitsuo Tsukamoto
-
Publication number: 20240150505Abstract: A method for producing a polytetrafluoroethylene powder, which includes subjecting tetrafluoroethylene to suspension polymerization in an aqueous medium to prepare a suspension-polymerized particle of non melt-processible polytetrafluoroethylene, drying the suspension-polymerized particle to prepare a dry particle, subjecting the dry particle to fluorine radical treatment to prepare a fluorine radical-treated particle, and crushing the fluorine radical-treated particle to produce a polytetrafluoroethylene powder. Also disclosed is a polytetrafluoroethylene formed article obtained by forming the polytetrafluoroethylene powder, as well as a polytetrafluoroethylene compression-molded article obtained by compression molding the polytetrafluoroethylene powder.Type: ApplicationFiled: December 27, 2023Publication date: May 9, 2024Applicant: DAIKIN INDUSTRIES, LTD.Inventors: Takahiro TAIRA, Kazuhiro Mishima, Takayuki Tanaka, Takeki Kusunoki, Masayoshi Miyamoto, Tomoki Minamiyama, Mitsuo Tsukamoto, Kenji Ichikawa, Takuya Yamabe, Hirotoshi Yoshida, Taketo Kato, Taku Yamanaka
-
Patent number: 11955185Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: GrantFiled: February 23, 2023Date of Patent: April 9, 2024Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Publication number: 20240097561Abstract: A power supply device includes a switching circuit and first and second control circuits. The switching circuit is between a regulator circuit and a terminal and is configured to transition between a first state in which a second power supply voltage is supplied to the terminal and a second state in which supply of the second power supply voltage to the terminal is cut off. The first control circuit is configured to output a reset signal that is set to a first voltage or a second voltage. The second control circuit is configured to be driven by the second power supply voltage and to perform control so that the switching circuit transitions to the first or second state when the reset signal is at the first voltage. The switching circuit is configured to switch to the second state when the reset signal is set to the second voltage.Type: ApplicationFiled: August 15, 2023Publication date: March 21, 2024Inventor: Takayuki TSUKAMOTO
-
Publication number: 20240085639Abstract: An optical connector ferrule is a member in which an optical fiber is fixed inside a body section, and the distal-end side thereof forms a connection end surface for the optical fiber. An internal space in which the optical fiber is accommodated is formed inside the body section. The internal space runs through from the rear end to the distal end of the body section. An adhesive injection window that is open to the outside is formed in the upper surface of the body section. The adhesive injection window and the internal space are communicated inside the body section via a reduced-diameter section. In plan view, the area (area of the smallest section) of the reduced-diameter section is smaller than the open area of the adhesive injection window.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Inventors: Takayuki Ando, Masayoshi Tsukamoto
-
Publication number: 20230394186Abstract: A design support system (20) includes a controlling unit connected to an input unit. The controlling unit (21) obtains, from the input unit, information representing a flow channel network that simulates a flow channel shape. The controlling unit (21) then uses a flow channel width and a flow channel depth of the flow channel network, thereby generating design data of a three-dimensional flow channel that is obtained by three-dimensionalizing the flow channel network.Type: ApplicationFiled: July 21, 2021Publication date: December 7, 2023Inventors: Takayuki TSUKAMOTO, Tsutomu TAKAYAMA
-
Patent number: 11835399Abstract: A semiconductor integrated circuit includes a bandgap reference circuit that includes a first bandgap element, a second bandgap element, and a current mirror circuit. The bandgap reference circuit is configured to generate a temperature-dependent first voltage and a temperature-independent reference voltage. The semiconductor integrated circuit includes an analog-to-digital converter configured to convert the first voltage into an output code based on the reference voltage and output the first voltage as temperature information, and a setting control circuit configured to change at least one setting of the bandgap reference circuit based on the temperature information.Type: GrantFiled: July 7, 2021Date of Patent: December 5, 2023Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Patent number: 11750202Abstract: A semiconductor integrated circuit includes a first oscillator configured to generate a first signal with a first frequency based on a control signal and output the first signal to a path. The semiconductor integrated circuit includes a control signal generation circuit operatively coupled to the first oscillator via the path, and configured to receive the first signal from the first oscillator via the path and generate the control signal. The semiconductor integrated circuit includes a second oscillator configured to generate a second signal with a second frequency based on the control signal and output the second signal to an output terminal outside the path.Type: GrantFiled: February 28, 2022Date of Patent: September 5, 2023Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Publication number: 20230207025Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: ApplicationFiled: February 23, 2023Publication date: June 29, 2023Applicant: Kioxia CorporationInventor: Takayuki TSUKAMOTO
-
Patent number: 11615852Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: GrantFiled: March 21, 2022Date of Patent: March 28, 2023Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Patent number: 11550969Abstract: A device for creating a fragment model from a crystal model is equipped with a division position identifying section adapted for identifying multiple division atom pairs for multiple atoms contained in the crystal model. The atoms in the division atom pairs are contained in different fragment models. The device is additionally equipped with a model creating section adapted for identifying each of multiple atom groups each composed of atoms bonded to each other in the crystal model and for creating fragment models respectively corresponding to the identified atom groups.Type: GrantFiled: March 27, 2013Date of Patent: January 10, 2023Assignees: RIKKYO EDUCATIONAL CORPORATION, MIZUHO RESEARCH & TECHNOLOGIES, LTD.Inventors: Yuji Mochizuki, Takayuki Tsukamoto, Kaori Fukuzawa
-
Publication number: 20220416795Abstract: A semiconductor integrated circuit includes a first oscillator configured to generate a first signal with a first frequency based on a control signal and output the first signal to a path. The semiconductor integrated circuit includes a control signal generation circuit operatively coupled to the first oscillator via the path, and configured to receive the first signal from the first oscillator via the path and generate the control signal. The semiconductor integrated circuit includes a second oscillator configured to generate a second signal with a second frequency based on the control signal and output the second signal to an output terminal outside the path.Type: ApplicationFiled: February 28, 2022Publication date: December 29, 2022Applicant: Kioxia CorporationInventor: Takayuki TSUKAMOTO
-
Publication number: 20220228929Abstract: A semiconductor integrated circuit includes a bandgap reference circuit that includes a first bandgap element, a second bandgap element, and a current mirror circuit. The bandgap reference circuit is configured to generate a temperature-dependent first voltage and a temperature-independent reference voltage. The semiconductor integrated circuit includes an analog-to-digital converter configured to convert the first voltage into an output code based on the reference voltage and output the first voltage as temperature information, and a setting control circuit configured to change at least one setting of the bandgap reference circuit based on the temperature information.Type: ApplicationFiled: July 7, 2021Publication date: July 21, 2022Applicant: Kioxia CorporationInventor: Takayuki TSUKAMOTO
-
Publication number: 20220208281Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: ApplicationFiled: March 21, 2022Publication date: June 30, 2022Applicant: Kioxia CorporationInventor: Takayuki TSUKAMOTO
-
Patent number: 11302400Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: GrantFiled: September 2, 2020Date of Patent: April 12, 2022Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Publication number: 20210287753Abstract: A semiconductor device includes a first transistor; a first resistor; a second resistor; a first circuit configured to apply a first voltage to the first transistor. The first voltage is based on a difference between a reference voltage and an output voltage divided by the first and second resistors. A first current through the first circuit in a first mode is less than a second current through the first circuit in a second mode. The semiconductor device includes a capacitor connected to the output terminal; and a second circuit connected to the capacitor that: (a) disconnects the first circuit from the capacitor and apply a second voltage to the capacitor in a first mode, and (b) electrically connects the first circuit to the capacitor in the second mode.Type: ApplicationFiled: September 2, 2020Publication date: September 16, 2021Applicant: Kioxia CorporationInventor: Takayuki TSUKAMOTO
-
Patent number: 11069407Abstract: A semiconductor memory device includes: first wirings; second wirings intersecting the first wirings; and memory cells. Each of the memory cells is respectively formed between one of the first wirings and one of the second wirings. In a set operation, a set pulse is supplied between one of the first wirings and one of the second wirings. In a reset operation, a reset pulse is supplied between one of the first wirings and one of the second wirings. In a first operation, a first pulse is supplied between one of the first wirings and one of the second wirings. the first pulse has an amplitude equal to or greater than the greater of an amplitude of the set pulse and an amplitude of the reset pulse and has a pulse width greater than a pulse width of the set pulse.Type: GrantFiled: March 3, 2020Date of Patent: July 20, 2021Assignee: KIOXIA CORPORATIONInventors: Takayuki Tsukamoto, Hironobu Furuhashi, Takeshi Sugimoto, Masanori Komura
-
Patent number: 11011699Abstract: A semiconductor storage device includes first to third wirings extending in a first direction and adjacent in a second direction intersecting the first direction, fourth to sixth wirings extending in the second direction and adjacent in the first direction, memory cells each having one end connected to one of the first to third wirings and the other end connected to one of the fourth to sixth wirings, a circuit configured to output a first voltage, second and third voltages higher than the first voltage, a fourth voltage higher than the second voltage and the third voltage, and a fifth voltage higher than the fourth voltage. In a write operation for memory cells connected to the first and fourth wirings, the first, fourth, second, fifth and third voltages are transferred to the first, second, third, fourth, and fifth wirings, respectively, and the third voltage is transferred to the sixth wiring.Type: GrantFiled: March 3, 2020Date of Patent: May 18, 2021Assignee: KIOXIA CORPORATIONInventors: Masanori Komura, Takayuki Tsukamoto
-
Patent number: 10998497Abstract: A semiconductor memory device includes a control circuit, first wirings, second wirings intersecting the first wirings, and memory cells formed between the first wirings and the second wirings. The control circuit is configured to supply, in a set operation, a set pulse between one of the first wirings and one of the second wirings, supply, in a reset operation, a reset pulse between one of the first wirings and one of the second wirings, and supply, in a first operation, a first pulse between one of the first wirings and one of the second wirings. The first pulse has an amplitude larger than a larger one of an amplitude of the set pulse or an amplitude of the reset pulse, or the same amplitude as the larger amplitude. The first pulse has a pulse width larger than a pulse width of the reset pulse.Type: GrantFiled: March 3, 2020Date of Patent: May 4, 2021Assignee: KIOXIA CORPORATIONInventor: Takayuki Tsukamoto
-
Publication number: 20210083183Abstract: A semiconductor storage device includes first to third wirings extending in a first direction and adjacent in a second direction intersecting the first direction, fourth to sixth wirings extending in the second direction and adjacent in the first direction, memory cells each having one end connected to one of the first to third wirings and the other end connected to one of the fourth to sixth wirings, a circuit configured to output a first voltage, second and third voltages higher than the first voltage, a fourth voltage higher than the second voltage and the third voltage, and a fifth voltage higher than the fourth voltage. In a write operation for memory cells connected to the first and fourth wirings, the first, fourth, second, fifth and third voltages are transferred to the first, second, third, fourth, and fifth wirings, respectively, and the third voltage is transferred to the sixth wiring.Type: ApplicationFiled: March 3, 2020Publication date: March 18, 2021Applicant: KIOXIA CORPORATIONInventors: Masanori KOMURA, Takayuki TSUKAMOTO