Patents by Inventor Takuya Maruyama
Takuya Maruyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12543389Abstract: A first light-receiving element of an embodiment of the disclosure includes: a semiconductor substrate including a photoelectric conversion region; a first first electrically-conductive region provided at a first surface interface of the semiconductor substrate and coupled to a first electrode; a second first electrically-conductive region provided around the first first electrically-conductive region and coupled to a second electrode, at the first surface interface; a third first electrically-conductive region in an electrically floating state provided around the second first electrically-conductive region, at the first surface interface; a first second electrically-conductive region having a different electrically-conductive type between the first first electrically-conductive region and the second first electrically-conductive region, at the first surface interface; and a fourth first electrically-conductive region provided at least between the first first electrically conductive region and the first seconType: GrantFiled: March 25, 2022Date of Patent: February 3, 2026Assignees: Sony Semiconductor Solutions Corporation, RIKENInventors: Takahiro Kawamura, Hiroki Tojinbara, Takaki Hatsui, Shinichi Yoshida, Keiichi Nakazawa, Hikaru Iwata, Kazunobu Ota, Takuya Maruyama, Hiroaki Ishiwata, Chihiro Arai, Atsuhiro Ando, Toru Shirakata, Hisahiro Ansai, Satoe Miyata, Ryu Kamibaba, Yusuke Uesaka, Yukari Takeya
-
Patent number: 12474479Abstract: Provided is a light receiving element capable of lowering the on-voltage of a transfer transistor and suppressing transfer failures at a low on-voltage.Type: GrantFiled: October 8, 2020Date of Patent: November 18, 2025Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Takuya Maruyama, Yusuke Otake
-
Patent number: 12414346Abstract: A manufacturing method of a semiconductor device includes a step of preparing a semiconductor substrate having a first main surface and a second main surface, a step of forming a recess in the first main surface and embedding an insulating film in the recess, a step of forming a polysilicon film on the insulating film, a step of forming an interlayer insulating film on the first main surface so as to cover the insulating film and the polysilicon film, and a step of forming a first contact hole and a second contact hole. The semiconductor substrate has a first impurity diffusion region formed in the first main surface, and a second impurity diffusion region in contact with a portion of the first impurity diffusion region, the portion being closer to the second main surface.Type: GrantFiled: October 12, 2022Date of Patent: September 9, 2025Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takahiro Maruyama, Takuya Hagiwara, Takuya Maruyama
-
Publication number: 20250276526Abstract: A method for manufacturing an ink container includes discharging a parison in a Z-axis direction when a discharge direction of the parison is defined as the Z-axis direction, one direction orthogonal to the Z-axis direction is defined as an X-axis direction, and a direction orthogonal to the Z-axis direction and the X-axis direction is defined as a Y-axis direction, setting a mold by forming the mold by a first mold and a second mold paired with the first mold, the mold including a molding portion having a length in the X-axis direction larger than a length in the Z-axis direction and pinching the parison from both sides in the Y-axis direction by the first mold and the second mold, and molding an ink containing portion by inserting a blow nozzle into an air blowing port of the mold and blowing air.Type: ApplicationFiled: February 27, 2025Publication date: September 4, 2025Applicant: SEIKO EPSON CORPORATIONInventors: Takumi NAGASHIMA, Yoshihiro KOIZUMI, Takuya MARUYAMA
-
Publication number: 20250169137Abstract: A first conductive pattern is formed on a semiconductor substrate and formed from a first conductive film. A second conductive film having a first portion on the semiconductor substrate, a second portion on an upper surface of the first conductive pattern, and a third portion connecting the first portion and the second portion so as to cover a side surface of the first conductive pattern, is formed. The upper surface of the third portion is higher than the upper surface of the first portion. The second portion is patterned. The second portion and a part of the third portion are selectively removed. By patterning the first conductive pattern and the second conductive film, a first gate electrode is formed from a part of the first conductive pattern, and a second gate electrode is formed from a part of the first portion.Type: ApplicationFiled: November 20, 2023Publication date: May 22, 2025Inventors: Takahiro MARUYAMA, Toshiya SAITO, Takuya MARUYAMA
-
Patent number: 12199114Abstract: The present technology relates to a solid-state imaging device and an electronic apparatus capable of improving the accuracy of phase difference detection while suppressing degradation of a picked-up image. There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion. The present technology is applicable to, for example, a CMOS image sensor including a pixel for detecting the phase difference.Type: GrantFiled: October 10, 2023Date of Patent: January 14, 2025Assignee: Sony Semiconductor Solutions CorporationInventors: Shouichirou Shiraishi, Takuya Maruyama, Shinichiro Yagi, Shohei Shimada, Shinya Sato
-
Patent number: 12158542Abstract: The present technology relates to a light-receiving element and a distance-measuring module for enabling improvement of characteristics. A light-receiving element includes an on-chip lens, a wiring layer, and a semiconductor layer arranged between the on-chip lens and the wiring layer, the semiconductor layer includes a first voltage application portion to which a first voltage is applied, a second voltage application portion to which a second voltage different from the first voltage is applied, a first charge detection portion arranged around the first voltage application portion, and a second charge detection portion arranged around the second voltage application portion, and the wiring layer includes at least one ground line having a wider line width than a power supply line. The present technology can be applied to, for example, a light-receiving element that generates distance information by a ToF method.Type: GrantFiled: July 4, 2019Date of Patent: December 3, 2024Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Ryota Watanabe, Toshifumi Wakano, Takuro Murase, Takuya Maruyama, Tsutomu Imoto, Yuji Isogai
-
Publication number: 20240387593Abstract: To suppress blooming. A solid-state imaging device includes: a photoelectric converter that generates a charge according to an amount of received light; and a discharge path portion that is disposed between the photoelectric converter and a discharge destination of the charge and through which the charge overflowing from the photoelectric converter passes.Type: ApplicationFiled: August 25, 2022Publication date: November 21, 2024Inventors: SHOTA MORIMOTO, YUSUKE OTAKE, TAKUYA MARUYAMA, YUJI ISOGAI
-
Patent number: 12149839Abstract: Suppressing a dead period at the time of mode switching. A solid-state imaging device includes: a plurality of pixels (300) that each outputs a luminance change of incident light; and a detection circuit (305) that outputs an event signal based on the luminance change output from each of the pixels, in which each of the pixels includes: a photoelectric conversion element (311) that generates a charge according to an incident light amount; a logarithmic conversion circuit (312, 313) that is connected to the photoelectric conversion element and converts a photocurrent flowing out of the photoelectric conversion element into a voltage signal corresponding to a logarithmic value of the photocurrent; and a first transistor (318) having a drain connected to a sense node of the logarithmic conversion circuit.Type: GrantFiled: April 23, 2021Date of Patent: November 19, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Tsutomu Imoto, Yusuke Ikeda, Atsumi Niwa, Atsushi Suzuki, Shinichirou Etou, Kenichi Takamiya, Takuya Maruyama, Ren Hiyoshi
-
Patent number: 12143735Abstract: Solid-state imaging devices are disclosed. In one example, a solid-state imaging device includes detection pixels that each output a luminance change of incident light, a detection circuit that outputs an event signal based on the luminance change, and a first common line connecting the detection pixels to each other. Each of the detection pixels may include a photoelectric conversion element, a logarithmic conversion circuit that outputs a voltage signal corresponding to a logarithmic value of photocurrent from the photoelectric conversion element, a first circuit that outputs a luminance change of incident light based on the voltage signal, a first transistor connected between the photoelectric conversion element and the logarithmic conversion circuit, and a second transistor connected between the photoelectric conversion element and the first common line. The detection circuit includes a second circuit that outputs the event signal based on the luminance change output from each of the detection pixels.Type: GrantFiled: April 26, 2021Date of Patent: November 12, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Takuya Maruyama, Tsutomu Imoto, Atsumi Niwa
-
Publication number: 20240313030Abstract: A first light-receiving element of an embodiment of the disclosure includes: a semiconductor substrate including a photoelectric conversion region; a first first electrically-conductive region provided at a first surface interface of the semiconductor substrate and coupled to a first electrode; a second first electrically-conductive region provided around the first first electrically-conductive region and coupled to a second electrode, at the first surface interface; a third first electrically-conductive region in an electrically floating state provided around the second first electrically-conductive region, at the first surface interface; a first second electrically-conductive region having a different electrically-conductive type between the first first electrically-conductive region and the second first electrically-conductive region, at the first surface interface; and a fourth first electrically-conductive region provided at least between the first first electrically conductive region and the first seconType: ApplicationFiled: March 25, 2022Publication date: September 19, 2024Applicants: SONY SEMICONDUCTOR SOLUTIONS CORPORATION, RIKENInventors: Takahiro KAWAMURA, Hiroki TOJINBARA, Takaki HATSUI, Shinichi YOSHIDA, Keiichi NAKAZAWA, Hikaru IWATA, Kazunobu OTA, Takuya MARUYAMA, Hiroaki ISHIWATA, Chihiro ARAI, Atsuhiro ANDO, Toru SHIRAKATA, Hisahiro ANSAI, Satoe MIYATA, Ryu KAMIBABA, Yusuke UESAKA, Yukari TAKEYA
-
Patent number: 12027540Abstract: The present technology relates to a solid-state imaging device and an electronic apparatus capable of improving the accuracy of phase difference detection while suppressing degradation of a picked-up image. There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion. The present technology is applicable to, for example, a CMOS image sensor including a pixel for detecting the phase difference.Type: GrantFiled: March 31, 2023Date of Patent: July 2, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Shouichirou Shiraishi, Takuya Maruyama, Shinichiro Yagi, Shohei Shimada, Shinya Sato
-
Patent number: 11916154Abstract: The present technology relates to a light receiving element and a ranging module that can improve characteristics. A light receiving element includes: light receiving regions each including a first voltage application unit to which a first voltage is applied, a first charge detection unit provided around the first voltage application unit, a second voltage application unit to which a second voltage different from the first voltage is applied, and a second charge detection unit provided around the second voltage application unit; and an isolation portion that is arranged at a boundary between the light receiving regions adjacent to each other, and isolates the light receiving regions from each other. The present technology can be applied to a light receiving element.Type: GrantFiled: December 27, 2022Date of Patent: February 27, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Koji Neya, Takuya Maruyama
-
Publication number: 20240038791Abstract: The present technology relates to a solid-state imaging device and an electronic apparatus capable of improving the accuracy of phase difference detection while suppressing degradation of a picked-up image. There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion. The present technology is applicable to, for example, a CMOS image sensor including a pixel for detecting the phase difference.Type: ApplicationFiled: October 10, 2023Publication date: February 1, 2024Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shouichirou SHIRAISHI, Takuya MARUYAMA, Shinichiro YAGI, Shohei SHIMADA, Shinya SATO
-
Patent number: 11888001Abstract: The present technology relates to a solid-state imaging device and an electronic apparatus capable of improving the accuracy of phase difference detection while suppressing degradation of a picked-up image. There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion. The present technology is applicable to, for example, a CMOS image sensor including a pixel for detecting the phase difference.Type: GrantFiled: March 31, 2023Date of Patent: January 30, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Shouichirou Shiraishi, Takuya Maruyama, Shinichiro Yagi, Shohei Shimada, Shinya Sato
-
Publication number: 20230247314Abstract: Suppressing a dead period at the time of mode switching. A solid-state imaging device includes: a plurality of pixels (300) that each outputs a luminance change of incident light; and a detection circuit (305) that outputs an event signal based on the luminance change output from each of the pixels, in which each of the pixels includes: a photoelectric conversion element (311) that generates a charge according to an incident light amount; a logarithmic conversion circuit (312, 313) that is connected to the photoelectric conversion element and converts a photocurrent flowing out of the photoelectric conversion element into a voltage signal corresponding to a logarithmic value of the photocurrent; and a first transistor (318) having a drain connected to a sense node of the logarithmic conversion circuit.Type: ApplicationFiled: April 23, 2021Publication date: August 3, 2023Inventors: Tsutomu Imoto, Yusuke Ikeda, Atsumi Niwa, Atsushi Suzuki, Shinichirou Etou, Kenichi Takamiya, Takuya Maruyama, Ren Hiyoshi
-
Publication number: 20230238404Abstract: There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion.Type: ApplicationFiled: March 31, 2023Publication date: July 27, 2023Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shouichirou SHIRAISHI, Takuya MARUYAMA, Shinichiro YAGI, Shohei SHIMADA, Shinya SATO
-
Publication number: 20230209218Abstract: Solid-state imaging devices are disclosed. In one example, a solid-state imaging device includes detection pixels that each output a luminance change of incident light, a detection circuit that outputs an event signal based on the luminance change, and a first common line connecting the detection pixels to each other. Each of the detection pixels may include a photoelectric conversion element, a logarithmic conversion circuit that outputs a voltage signal corresponding to a logarithmic value of photocurrent from the photoelectric conversion element, a first circuit that outputs a luminance change of incident light based on the voltage signal, a first transistor connected between the photoelectric conversion element and the logarithmic conversion circuit, and a second transistor connected between the photoelectric conversion element and the first common line. The detection circuit includes a second circuit that outputs the event signal based on the luminance change output from each of the detection pixels.Type: ApplicationFiled: April 26, 2021Publication date: June 29, 2023Inventors: Takuya Maruyama, Tsutomu Imoto, Atsumi Niwa
-
Patent number: 11688747Abstract: There is provided a solid-state imaging device including: a pixel array unit, a plurality of pixels being two-dimensionally arranged in the pixel array unit, a plurality of photoelectric conversion devices being formed with respect to one on-chip lens in each of the plurality of pixels, a part of at least one of an inter-pixel separation unit formed between the plurality of pixels and an inter-pixel light blocking unit formed between the plurality of pixels protruding toward a center of the corresponding pixel in a projecting shape to form a projection portion.Type: GrantFiled: June 22, 2021Date of Patent: June 27, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shouichirou Shiraishi, Takuya Maruyama, Shinichiro Yagi, Shohei Shimada, Shinya Sato
-
Patent number: 11670664Abstract: The present technology relates to a light-receiving element and a distance measurement module. A light-receiving element includes: a first voltage application unit to which a voltage is applied; a first charge detection unit that is disposed at a periphery of the first voltage application unit; a second voltage application unit to which a voltage is applied; a second charge detection unit that is disposed at a periphery of the second voltage application unit; a third voltage application unit to which a first voltage is applied; and a voltage control unit that applies a second voltage to one of the first voltage application unit and the second a voltage application unit and causes the other to be in a floating state, the second voltage being different from the first voltage. The present technology is applicable to a light-receiving element.Type: GrantFiled: July 4, 2019Date of Patent: June 6, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Takuya Maruyama, Yuji Isogai, Tsutomu Imoto, Takuro Murase, Ryota Watanabe