Patents by Inventor Takuya Nakanishi
Takuya Nakanishi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200211634Abstract: Disclosed herein is an apparatus that includes a memory cell array including a plurality of word lines each coupled to a plurality of memory cells, and a control circuit configured to activate first and second internal signals in a time-di vision manner in response to a first external command. A first number of the word lines are selected in response to the first internal signal, and a second number of the word line is selected in response to the second internal signal, the second number is smaller than the first number.Type: ApplicationFiled: March 13, 2020Publication date: July 2, 2020Applicant: MICRON TECHNOLOGY, INC.Inventors: Toru Ishikawa, Takuya Nakanishi, Shinji Bessho
-
Publication number: 20200208529Abstract: After a free-form surface is machined on an elongated material 1 with a projection 3 and a blade root 4 held, the holding of the projection 3 is released to release strain generated during machining. Upon release of the holding, the entire elongated material 1 deforms, and the projection 3 moves from a holding position A to a strain-released position B. A re-holding position C obtained by correcting the position B by the deformation amount of the elongated material 1 due to the weight of the elongated material 1 is determined, and the projection 3 is held again at the re-holding position C for further machining the free-form surface on the elongated material 1.Type: ApplicationFiled: June 27, 2018Publication date: July 2, 2020Inventors: Takuya NAKANISHI, Nobuo SHIMIZU, Haruhiko ASAKA, Kazuya MATANO
-
Publication number: 20200194057Abstract: A system for refresh operations in semiconductor memories, and an apparatus and method therefore, are described. The system includes, for example, memory cells in memory banks that are refreshed during a self-refresh operation or an auto refresh operation. The self-refresh operation includes a different number of refresh activations than the auto refresh operation. The system further includes a row control circuit configured to refresh the memory cells in the memory banks based on refresh control signals received from a refresh control circuit, the refresh control signals provided by the refresh control circuit based on internal control signals received by the refresh control circuit from a command control circuit. The auto refresh operation includes a per bank refresh operation configured to refresh a corresponding memory bank or an all-bank refresh operation configured to refresh all memory banks.Type: ApplicationFiled: December 14, 2018Publication date: June 18, 2020Applicant: MICRON TECHNOLOGY, INC.Inventors: Toru Ishikawa, Shinji Bessho, Takuya Nakanishi
-
Publication number: 20200194056Abstract: Embodiments of the disclosure are drawn to apparatuses and methods for generating a refresh address locally at a memory bank. The memory bank may include or be associated with a bank logic circuit that latches an initial refresh address from a global row address bus for a first pump of a refresh operation. The bank logic circuit then updates the latched refresh address received to generate a new refresh address for a second pump of the refresh operation. A memory device may include multiple memory banks that share the global row address bus.Type: ApplicationFiled: December 12, 2018Publication date: June 18, 2020Applicant: Micron Technology, Inc.Inventors: Kiyotake Sakurai, Takuya Nakanishi, Shinji Bessho
-
Publication number: 20200168268Abstract: A system for refresh operations including multiple refresh activations, and a method and an apparatus therefore, are described. The system includes, for example, a memory array; a command address input circuit configured to provide a command for a per bank refresh operation or an all-bank refresh operation, a command control circuit configured to receive the command, and provide first and second internal control signals; a refresh control circuit configured to provide a first refresh control signal; and a row control circuit configured to provide a second refresh control signal. The provided first internal control signal is based on the provided command. For the per bank refresh operation, the provided second internal control signal is based on the second refresh control signal, and, for the all-bank refresh operation, the provided second internal control signal is based on the first internal control signal delayed by the command control circuit.Type: ApplicationFiled: November 27, 2018Publication date: May 28, 2020Applicant: MICRON TECHNOLOGY, INC.Inventors: SHINJI BESSHO, Toru Ishikawa, Takuya Nakanishi
-
Patent number: 9406404Abstract: A memory array having a main memory array and a redundant memory array. The redundant memory array includes redundant memory arranged in replacement units to which memory of the main memory are mapped. Each replacement unit includes columns of redundant memory arranged in input-output (IO) groups and further includes columns of redundant memory from a plurality of IO groups. The IO groups have columns of memory associated with a plurality of different IOs and the plurality of IO groups of the replacement unit adjacent one another.Type: GrantFiled: August 22, 2007Date of Patent: August 2, 2016Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Takumi Nasu, Tim Cowles
-
Patent number: 8953355Abstract: Memory die, stacks of memory dies, memory devices and methods, such as those to construct and operate such die, stacks and/or memory devices are provided. One such memory die includes an identification configured to be selectively coupled to an external select connection node depending on how the die is arranged in a stack. The identification circuit can determine an identification of its respective memory die responsive to how, if coupled, the identification circuit is coupled to the external select connection node.Type: GrantFiled: May 6, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Yutaka Ito
-
Patent number: 8900524Abstract: There is provided a novel optical sensor utilizing a surface plasmon resonance technique which is capable of detecting a substance to be detected with high sensitivity independently of a wavelength of irradiated light and is capable of obtaining information, other than a refraction index, on the substance to be detected. At the center of a surface of a metallic film 2 which is formed on a substrate and has no aperture, a circular depression 4 with a diameter of 0.1 to 250 nm is formed and with the depression 4 defined as a center, a plurality of depressions 3 are concentrically formed at intervals of 450 to 530 nm.Type: GrantFiled: March 17, 2009Date of Patent: December 2, 2014Assignee: Waseda UniversityInventors: Masahiro Yanagisawa, Takuya Nakanishi, Naonobu Shimamoto, Mikiko Saito, Tetsuya Osaka
-
Publication number: 20140241022Abstract: Memory die, stacks of memory dies, memory devices and methods, such as those to construct and operate such die, stacks and/or memory devices are provided. One such memory die includes an identification configured to be selectively coupled to an external select connection node depending on how the die is arranged in a stack. The identification circuit can determine an identification of its respective memory die responsive to how, if coupled, the identification circuit is coupled to the external select connection node.Type: ApplicationFiled: May 6, 2014Publication date: August 28, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Takuya Nakanishi, Yutaka Ito
-
Patent number: 8743650Abstract: Systems, memory arrays and methods (e.g., methods of block repair) are provided. One such system includes a memory array including a memory bank including a plurality of sections, wherein each of the plurality of sections includes at least one redundant row. Further embodiments provide for mapping non-redundant rows associated with a section associated with a block failure to distributed redundant rows.Type: GrantFiled: November 29, 2011Date of Patent: June 3, 2014Assignee: Micron Technology, Inc.Inventors: Takumi Nasu, Takuya Nakanishi
-
Patent number: 8717796Abstract: Memory die, stacks of memory dies, memory devices and methods, such as those to construct and operate such die, stacks and/or memory devices are provided. One such memory die includes an identification configured to be selectively coupled to an external select connection node depending on how the die is arranged in a stack. The identification circuit can determine an identification of its respective memory die responsive to how, if coupled, the identification circuit is coupled to the external select connection node.Type: GrantFiled: April 10, 2013Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Yutaka Ito
-
Publication number: 20130229847Abstract: Memory die, stacks of memory dies, memory devices and methods, such as those to construct and operate such die, stacks and/or memory devices are provided. One such memory die includes an identification configured to be selectively coupled to an external select connection node depending on how the die is arranged in a stack. The identification circuit can determine an identification of its respective memory die responsive to how, if coupled, the identification circuit is coupled to the external select connection node.Type: ApplicationFiled: April 10, 2013Publication date: September 5, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Takuya Nakanishi, Yutaka Ito
-
Patent number: 8520452Abstract: In one or more of the disclosed embodiments, the number of times toggle operations of a data bus are performed at the time of a data transmission in a semiconductor storage apparatus is reduced, thereby reducing the power consumption. For example, a semiconductor storage apparatus according to one embodiment of the present invention comprises a DRF bus, a DR11F bus, a GDRF bus and a GDR11F bus. The DRF bus and DR11F bus, and the GDRF bus and GDR11F bus, are placed in parallel for the purpose of reducing the number of times toggle operations of a data bus are performed at the time of a data transmission. The DR11F bus is added to make the DRF11F bus perform a toggle operation only when the DRF buses on both sides are made to perform a toggle operation if the data transmission were performed in a conventional system.Type: GrantFiled: May 22, 2012Date of Patent: August 27, 2013Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Zer Liang
-
Patent number: 8437163Abstract: Memory die, stacks of memory dies, memory devices and methods, such as those to construct and operate such die, stacks and/or memory devices are provided. One such memory die includes an identification configured to be selectively coupled to an external select connection node depending on how the die is arranged in a stack. The identification circuit can determine an identification of its respective memory die responsive to how, if coupled, the identification circuit is coupled to the external select connection node.Type: GrantFiled: February 11, 2010Date of Patent: May 7, 2013Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Yutaka Ito
-
Patent number: 8386886Abstract: Methods, apparatuses and systems are disclosed for preserving, verifying, and correcting data in DRAM device during a power-saving mode. In the power-saving mode, memory cells in the DRAM device may be refreshed using a self-refresh operation. This self-refresh operation may allow bit errors to occur in the DRAM device. However, by employing error correction coding (ECC), embodiments of the present invention may detect and correct these potential errors that may occur in the power-saving mode. Furthermore, a partial ECC check cycle is employed to check and correct a sub-set of the memory cells during a periodic self-refresh process that occurs during the power-saving mode.Type: GrantFiled: October 14, 2011Date of Patent: February 26, 2013Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Takuya Nakanishi
-
Publication number: 20120230121Abstract: In one or more of the disclosed embodiments, the number of times toggle operations of a data bus are performed at the time of a data transmission in a semiconductor storage apparatus is reduced, thereby reducing the power consumption. For example, a semiconductor storage apparatus according to one embodiment of the present invention comprises a DRF bus, a DR11F bus, a GDRF bus and a GDR11F bus. The DRF bus and DR11F bus, and the GDRF bus and GDR11F bus, are placed in parallel for the purpose of reducing the number of times toggle operations of a data bus are performed at the time of a data transmission. The DR11F bus is added to make the DRF11F bus perform a toggle operation only when the DRF buses on both sides are made to perform a toggle operation if the data transmission were performed in a conventional system.Type: ApplicationFiled: May 22, 2012Publication date: September 13, 2012Applicant: Micron Technoloy, Inc.Inventors: Takuya Nakanishi, Zer Liang
-
Patent number: 8223583Abstract: Embodiments are provided that include a row decoder, including a row activation path, having a row address converter with an output coupled to an input of a section replacement detector. Further embodiments provide a method including mapping an external row address to an internal row address, wherein the internal row address comprises a section address, determining whether a section corresponding to the section address includes an error, and if the section includes an error, converting the internal row address to a redundant row address, wherein mapping the external row address to the internal row address is initiated prior to determining whether the section replacement should be performed. Further embodiments include a method for receiving a row address for a row in a memory section including a non-2^n number of normal rows and mapping the row address to a redundant row address by subtracting a value from the row address.Type: GrantFiled: March 25, 2011Date of Patent: July 17, 2012Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Takumi Nasu, Yoshinori Fujiwara
-
Patent number: 8194474Abstract: In one or more of the disclosed embodiments, the number of times toggle operations of a data bus are performed at the time of a data transmission in a semiconductor storage apparatus is reduced, thereby reducing the power consumption. For example, a semiconductor storage apparatus according to one embodiment of the present invention comprises a DRF bus, a DR11F bus, a GDRF bus and a GDR11F bus. The DRF bus and DR11F bus, and the GDRF bus and GDR11F bus, are placed in parallel for the purpose of reducing the number of times toggle operations of a data bus are performed at the time of a data transmission. The DR11F bus is added to make the DRF11F bus perform a toggle operation only when the DRF buses on both sides are made to perform a toggle operation if the data transmission were performed in a conventional system.Type: GrantFiled: July 29, 2011Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventors: Takuya Nakanishi, Zer Liang
-
Publication number: 20120069691Abstract: Systems, memory arrays and methods (e.g., methods of block repair) are provided. One such system includes a memory array including a memory bank including a plurality of sections, wherein each of the plurality of sections includes at least one redundant row. Further embodiments provide for mapping non-redundant rows associated with a section associated with a block failure to distributed redundant rows.Type: ApplicationFiled: November 29, 2011Publication date: March 22, 2012Applicant: Micron Technology, Inc.Inventors: Takumi Nasu, Takuya Nakanishi
-
Publication number: 20120036411Abstract: Methods, apparatuses and systems are disclosed for preserving, verifying, and correcting data in DRAM device during a power-saving mode. In the power-saving mode, memory cells in the DRAM device may be refreshed using a self-refresh operation. This self-refresh operation may allow bit errors to occur in the DRAM device. However, by employing error correction coding (ECC), embodiments of the present invention may detect and correct these potential errors that may occur in the power-saving mode. Furthermore, a partial ECC check cycle is employed to check and correct a sub-set of the memory cells during a periodic self-refresh process that occurs during the power-saving mode.Type: ApplicationFiled: October 14, 2011Publication date: February 9, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Yutaka Ito, Takuya Nakanishi