Patents by Inventor Tarek A. Ibrahim
Tarek A. Ibrahim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230080454Abstract: An optoelectronic assembly is disclosed, comprising a substrate having a core comprised of glass, and a photonic integrated circuit (PIC) and an electronic IC (EIC) coupled to a first side of the substrate. The core comprises a waveguide with a first endpoint proximate to the first side and a second endpoint exposed on a second side of the substrate orthogonal to the first side. The first endpoint of the waveguide is on a third side of the core parallel to the first side of the substrate. The substrate further comprises an optical via aligned with the first endpoint, and the optical via extends between the first side and the third side. In various embodiments, the waveguide is of any shape that can be inscribed by a laser between the first endpoint and the second endpoint.Type: ApplicationFiled: September 13, 2021Publication date: March 16, 2023Applicant: Intel CorporationInventors: Srinivas V. Pietambaram, Brandon C. Marin, Debendra Mallik, Tarek A. Ibrahim, Jeremy Ecton, Omkar G. Karhade, Bharat Prasad Penmecha, Xiaoqian Li, Nitin A. Deshpande, Mitul Modi, Bai Nie
-
Publication number: 20230083222Abstract: Embodiments disclosed herein include electronic packages with photonics integrated circuits (PICs). In an embodiment, an electronic package comprises a glass substrate with a first recess and a second recess. In an embodiment, a PIC is in the first recess. In an embodiment, an optics module is in the second recess, and an optical waveguide is embedded in the glass substrate between the first recess and the second recess. In an embodiment, the optical waveguide optically couples the PIC to the optics module.Type: ApplicationFiled: September 15, 2021Publication date: March 16, 2023Inventors: Kristof DARMAWIKARTA, Benjamin DUONG, Srinivas V. PIETAMBARAM, Tarek A. IBRAHIM, Hari MAHALINGAM, Bai NIE
-
Publication number: 20220413235Abstract: Embodiments described herein may be related to apparatuses, processes, and techniques related to creating deep cavities within a substrate or at an edge of the substrate, by etching a cavity in the substrate to a first copper stop layer, removing the first copper stop layer, and then etching deeper into the cavity to a second copper stop layer. In embodiments this process may be repeated until the desired cavity depth is reached. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 25, 2021Publication date: December 29, 2022Inventors: Kristof DARMAWIKARTA, Xiao Di SUN ZHOU, Tarek A. IBRAHIM
-
Publication number: 20220413240Abstract: Embodiments described herein may be related to apparatuses, processes, and techniques related to a cavity created in a package substrate, where the surface of the substrate at the bottom of the cavity, or alignment features at the surface of the substrate at the bottom of the cavity are used to accurately align a lens of a FAU to a lens of a PIC. In embodiments, the surface of the substrate at the bottom of the cavity has additional standoff pedestal features to aid in height tolerance control of the FAU to properly align the FAU lens when attached. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 24, 2021Publication date: December 29, 2022Inventors: Srikant NEKKANTY, Pooya TADAYON, Wesley MORGAN, Tarek A. IBRAHIM, Sai VADLAMANI
-
Publication number: 20220404551Abstract: Integrated circuit packages may be formed having at least one optical via extending from a first surface of a package substrate to an opposing second surface of the package substrate. The at least one optical via creates an optical link between the opposing surfaces of the package substrate that enables the fabrication of a dual-sided optical multiple chip package, wherein integrated circuit devices can be attached to both surfaces of the package substrate for increased package density.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Applicant: Intel CorporationInventors: Pooya Tadayon, Zhichao Zhang, Brandon Marin, Tarek Ibrahim, Kemal Aygun, Stephen Smith
-
Publication number: 20220406512Abstract: Techniques and mechanisms for providing structures of a magnetic material based inductor. In an embodiment, an inductor comprises a body of a magnetic material, and a conductor which extends along a surface of the body. The body comprises a carrier material and magnetic filler particles distributed in the carrier material. A passivation material of the inductor is provided adjacent to the conductor and to surfaces of the filler particles. The conductor and the passivation material comprise different respective material compositions, wherein the passivation material comprises one of nickel, tin, copper, palladium, or gold. In another embodiment, the inductor is one of a plated through hole inductor type of a planar inductor type.Type: ApplicationFiled: June 21, 2021Publication date: December 22, 2022Applicant: Intel CorporationInventors: Xin Ning, Kyu-oh Lee, Brent Williams, Brandon C. Marin, Tarek A. Ibrahim, Krishna Bharath, Sai Vadlamani
-
Publication number: 20220399263Abstract: A z-disaggregated integrated circuit package substrate assembly comprises a first substrate component (a coreless patch), a second substrate component (a core patch), and a third substrate component (an interposer). The coreless patch comprises thinner dielectric layers and higher density routing and can comprise an embedded bridge to allow for communication between integrated circuit dies attached to the coreless patch. The core layer acts as a middle layer interconnect between the coreless patch and the interposer and comprises liquid metal interconnects to connect the core patch physically and electrically to the coreless patch and the interposer. Core patch through holes comprise liquid metal plugs. Some through holes can be surrounded by and coaxially aligned with magnetic plugs to provide improved power signal delivery. The interposer comprises thicker dielectric layers and lower density routing.Type: ApplicationFiled: June 11, 2021Publication date: December 15, 2022Applicant: Intel CorporationInventors: Brandon Christian Marin, Tarek A. Ibrahim, Karumbu Nathan Meyyappan, Valery Ouvarov-Bancalero, Dingying Xu
-
Publication number: 20220375865Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a glass substrate having a plurality of conductive through-glass vias (TGV); a magnetic core inductor including: a first conductive TGV at least partially surrounded by a magnetic material; and a second conductive TGV electrically coupled to the first TGV; a first die in a first dielectric layer, wherein the first dielectric layer is on the glass substrate; and a second die in a second dielectric layer, wherein the second dielectric layer is on the first dielectric layer, and wherein the second die is electrically coupled to the magnetic core inductor.Type: ApplicationFiled: May 18, 2021Publication date: November 24, 2022Applicant: Intel CorporationInventors: Srinivas V. Pietambaram, Krishna Bharath, Sai Vadlamani, Pooya Tadayon, Tarek A. Ibrahim
-
Publication number: 20220375882Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a first die in a first dielectric layer; a magnetic core inductor, having a first surface and an opposing second surface, in the first dielectric layer, including a first conductive pillar, having a first end at the first surface of the magnetic core inductor and an opposing second end at the second surface, at least partially surrounded by a magnetic material that extends at least partially along a thickness of the first conductive pillar from the second end and tapers towards the first end; and a second conductive pillar coupled to the first conductive pillar; and a second die in a second dielectric layer on the first dielectric layer coupled to the second surface of the magnetic core inductor.Type: ApplicationFiled: May 18, 2021Publication date: November 24, 2022Applicant: Intel CorporationInventors: Kristof Kuwawi Darmawikarta, Benjamin T. Duong, Srinivas V. Pietambaram, Tarek A. Ibrahim
-
Publication number: 20220342150Abstract: Photonic packages and device assemblies that include photonic integrated circuits (PICs) coupled to optical lenses on lateral sides of the PICs. An example photonic package comprises a package support, an integrated circuit (IC), an insulating material, a PIC having an active side and a lateral side substantially perpendicular to the active side. At least one optical structure is on the active side. A substantial portion of the active side is in contact with the insulating material, and the PIC is electrically coupled to the package support and to the IC. The photonic package further includes an optical lens coupled to the PIC on the lateral side. In some embodiments, the photonic package further includes an interposer between the PIC or the IC and the package support.Type: ApplicationFiled: April 22, 2021Publication date: October 27, 2022Applicant: Intel CorporationInventors: Omkar G. Karhade, Xiaoqian Li, Tarek A. Ibrahim, Ravindranath Vithal Mahajan, Nitin A. Deshpande
-
Publication number: 20220310518Abstract: Embodiments disclosed herein include a multi-die packages with an embedded bridge and a thinned surface. In an example, a multi-die interconnect structure includes a package substrate having a cavity. A bridge die is in the cavity of the package substrate, the bridge die including silicon. A dielectric material is over the package substrate, over the bridge die, and in the cavity. A plurality of conductive bond pads is on the dielectric material. The multi-die interconnect structure further includes a plurality of conductive pillars, individual ones of the plurality of conductive pillars on a corresponding one of the plurality of conductive bond pads. A solder resist material is on the dielectric material, on exposed portions of the plurality of conductive bond pads, and laterally surrounding the plurality of conductive pillars. The plurality of conductive pillars has a top surface above a top surface of the solder resist material.Type: ApplicationFiled: March 25, 2021Publication date: September 29, 2022Inventors: Haobo CHEN, Xiaoying GUO, Hongxia FENG, Kristof DARMAWIKARTA, Bai NIE, Tarek A. IBRAHIM, Gang DUAN, Jeremy D. ECTON, Sheng C. LI, Leonel ARANA
-
Publication number: 20220285079Abstract: An inductor can be formed in a coreless electronic substrate from magnetic materials and/or fabrication processes that do not result in the magnetic materials leaching into plating and/or etching solutions/chemistries, and results in a unique inductor structure. This may be achieved by forming the inductors from magnetic ferrites. The formation of the electronic substrates may also include process sequences that prevent exposure of the magnetic ferrites to the plating and/or etching solutions/chemistries.Type: ApplicationFiled: March 4, 2021Publication date: September 8, 2022Applicant: Intel CorporationInventors: Srinivas Pietambaram, Pooya Tadayon, Kristof Darmawikarta, Tarek Ibrahim, Prithwish Chatterjee
-
Publication number: 20220189880Abstract: Disclosed herein are microelectronic structures including glass cores, as well as related assemblies and methods. In some embodiments, a microelectronic structure may include a glass core having through-glass vias (TGVs) therein; a metallization region at a first face of the glass core, wherein a conductive pathway in the first metallization region is conductively coupled to at least one of the TGVs; a bridge component in the metallization region; a first conductive contact at a face of the metallization region, wherein the first conductive contact is conductively coupled to the conductive pathway; and a second conductive contact at the face of the metallization region, wherein the second conductive contact is conductively coupled to the bridge component.Type: ApplicationFiled: December 16, 2020Publication date: June 16, 2022Inventors: Srinivas V. Pietambaram, Tarek A. Ibrahim, Gang Duan, Sai Vadlamani, Bharat Prasad Penmecha
-
Publication number: 20220181262Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic component may include a substrate having a first face and an opposing second face, wherein the substrate includes a through-substrate via (TSV); a first mold material region at the first face, wherein the first mold material region includes a first through-mold via (TMV) conductively coupled to the TSV; and a second mold material region at the second face, wherein the second mold material region includes a second TMV conductively coupled to the TSV.Type: ApplicationFiled: February 22, 2022Publication date: June 9, 2022Applicant: Intel CorporationInventors: Sanka Ganesan, Ram Viswanath, Xavier Francois Brun, Tarek A. Ibrahim, Jason M. Gamba, Manish Dubey, Robert Alan May
-
Patent number: 11302643Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic component may include a substrate having a first face and an opposing second face, wherein the substrate includes a through-substrate via (TSV); a first mold material region at the first face, wherein the first mold material region includes a first through-mold via (TMV) conductively coupled to the TSV; and a second mold material region at the second face, wherein the second mold material region includes a second TMV conductively coupled to the TSV.Type: GrantFiled: March 25, 2020Date of Patent: April 12, 2022Inventors: Sanka Ganesan, Ram Viswanath, Xavier Francois Brun, Tarek A. Ibrahim, Jason M. Gamba, Manish Dubey, Robert Alan May
-
Publication number: 20220102259Abstract: An integrated circuit (IC) package substrate, comprising a metallization level within a dielectric material. The metallization level comprises a plurality of conductive features, each having a top surface and a sidewall surface. The top surface of a first conductive feature of the plurality of conductive features has a first average surface roughness, and the sidewall surface of a second conductive feature of the plurality of conductive features has a second average surface roughness that is less than the first average surface roughness.Type: ApplicationFiled: September 25, 2020Publication date: March 31, 2022Applicant: Intel CorporationInventors: Jieying Kong, Yiyang Zhou, Suddhasattwa Nad, Jeremy Ecton, Hongxia Feng, Tarek Ibrahim, Brandon Marin, Zhiguo Qian, Sarah Blythe, Bohan Shan, Jason Steill, Sri Chaitra Jyotsna Chavali, Leonel Arana, Dingying Xu, Marcel Wall
-
Publication number: 20220102055Abstract: Embodiments disclosed herein include electronic packages with embedded inductors and methods of forming such electronic packages. In an embodiment, the electronic package comprises a package core, and a plated through hole (PTH) through a thickness of the package core. In an embodiment, the electronic package further and a magnetic shell around a perimeter of the PTH, where a height of the magnetic shell is less than the thickness of the package core. In an embodiment, the magnetic shell comprises a substantially vertical sidewall and a bottom surface that is tapered.Type: ApplicationFiled: September 25, 2020Publication date: March 31, 2022Inventors: Brandon C. MARIN, Krishna BHARATH, Haifa HARIRI, Tarek A. IBRAHIM
-
Publication number: 20220093316Abstract: An electronic substrate may be fabricated by forming a base substrate and forming an inductor extending through the base substrate, wherein the inductor includes a magnetic material layer and a barrier layer, such that the barrier layer prevents the magnetic material layer from leaching into plating solutions during the fabrication of the electronic substrate. In one embodiment, the barrier material may comprise titanium. In another embodiment, the barrier layer may comprise a polymeric material. In still another embodiment, the barrier layer may comprise a nitride material layer. The inductor may further include a plating seed layer on the barrier layer and a conductive fill material abutting the plating seed layer.Type: ApplicationFiled: September 23, 2020Publication date: March 24, 2022Applicant: Intel CorporationInventors: Benjamin Duong, Michael Garelick, Darko Grujicic, Tarek Ibrahim, Brandon C. Marin, Sai Vadlamani, Marcel Wall
-
Publication number: 20220093520Abstract: Conductive routes for an electronic substrate may be fabricated by forming an opening in a material, using existing laser drilling or lithography tools and materials, followed by selectively plating a metal on the sidewalls of the opening. The processes of the present description may result in significantly higher patterning resolution or feature scaling (up to 2× improvement in patterning density/resolution). In addition to improved patterning resolution, the embodiments of the present description may also result in higher aspect ratios of the conductive routes, which can result in improved signaling, reduced latency, and improved yield.Type: ApplicationFiled: September 21, 2020Publication date: March 24, 2022Applicant: Intel CorporationInventors: Jeremy D. Ecton, Aleksandar Aleksov, Brandon C. Marin, Yonggang Li, Leonel Arana, Suddhasattwa Nad, Haobo Chen, Tarek Ibrahim
-
Publication number: 20220028788Abstract: A glass substrate houses an embedded multi-die interconnect bridge that is part of a semiconductor device package. Through-glass vias communicate to a surface for mounting on a semiconductor package substrate.Type: ApplicationFiled: October 1, 2021Publication date: January 27, 2022Inventors: Srinivas V. PIETAMBARAM, Tarek IBRAHIM, Kristof DARMAWIKARTA, Rahul N. MANEPALLI, Debendra MALLIK, Robert L. SANKMAN