Patents by Inventor Te S. Lin
Te S. Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6849531Abstract: A method of defining a gate structure for a MOSFET device featuring the employment of dual anti-reflective coating (ARC) layers to enhance gate structure resolution, and featuring a dry procedure for removal of all ARC layers avoiding the use of hot phosphoric acid, has been developed. After formation of a polysilicon layer on an underlying silicon dioxide gate insulator layer, a capping silicon oxide, a dielectric ARC layer, and an overlying organic ARC layer are deposited. A photoresist shape is formed and used as an etch mask to allow a first anisotropic RIE procedure to define the desired gate structure shape in the dual ARC layers and in the capping silicon oxide layer. After removal of the photoresist shape and the overlying organic ARC layer a second anisotropic RIE procedure is used to define a desired polysilicon gate structure, with the second anisotropic RIE procedure also resulting in the removal of the dielectric ARC shape.Type: GrantFiled: November 21, 2003Date of Patent: February 1, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Te S. Lin, Fang-Chen Cheng, Huin-Jer Lin, Yuan-Hung Chiu, Hun-Jan Tao
-
Patent number: 6835578Abstract: A method of measuring the stress migration of vias, and a the structure, the method comprising the following steps. A metal line having a middle and opposing first and second ends is formed. First and second opposing pads electrically connected to the respective opposing first and second ends of the metal line through respective first and second step-width line structures are formed. A third pad connected to the metal line proximate its first end by a first via through a first metal structure is formed. A fourth pad connected to the metal line proximate its second end by a second via through a second metal structure is formed. The first and second vias are equidistant from the respective first and second ends of the metal line. The stress migration of the first via is determined by measuring the: sheet resistance between the first pad and the third pad; and/or the stress migration of the second via is determined by measuring the sheet resistance between the fourth pad and the second pad.Type: GrantFiled: September 26, 2003Date of Patent: December 28, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Te S. Lin, Chin-Chiu Hsia
-
Patent number: 6797627Abstract: A new method is provided for the removal of polymer, possibly mixed with copper oxide residue, from exposed surfaces after an etch stop layer has been removed. The exposed surfaces are treated with a first plasma etch followed by a DI water rinse after which a second plasma etch of the exposed surfaces is performed. By selecting the chemistry and the conditions for the first and the second plasma etch, polymer residues and formed copper oxide residues are removed from the exposed surfaces.Type: GrantFiled: December 5, 2001Date of Patent: September 28, 2004Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Hsin-Ching Shih, Yi-Nien Su, Li-Te S. Lin, Li-Chie Chiao
-
Patent number: 6797630Abstract: A method for forming a dual damascene opening comprising the following steps. A structure having an exposed conductive structure formed therein is provided. An etch stop layer is formed over the structure and the exposed conductive structure. A dielectric layer is formed over the etch stop layer. A hard mask layer is formed over the dielectric layer. The hard mask layer is patterned to form a partially opened hard mask layer. The partially opened hard mask layer having a trench area and a via area. The partially opened hard mask layer within the via area is patterned to form a partial via opened hard mask layer. Simultaneously, the partial via opened hard mask layer within both the trench area and the via area are etched and removed, and the dielectric layer within the via area is partial etched to form a partially opened dielectric layer to: expose a portion of dielectric layer within the trench area; and form a partial via within the partially opened dielectric layer.Type: GrantFiled: June 28, 2002Date of Patent: September 28, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsang-Jiuh Wu, Chen-Nan Yeh, Li-Te S. Lin, Li-Chih Chao
-
Publication number: 20040182822Abstract: A method for compensating CD variations across a semiconductor process wafer surface in a plasma etching process including a semiconductor wafer having a process surface comprising patterned features; carrying out a first plasma etching process wherein the semiconductor wafer is heated to at least two selectively controllable temperature zones; determining a first dimensional variation of etched features with respect to reference dimensions over predetermined areas of the process surface including the two selectively controllable temperature zones; determining operating temperatures for the two selectively controllable temperature zones to achieve a targeted dimensional variation change in the first dimensional variation to achieve a desired second dimensional variation; plasma etching the process surface to the desired operating temperatures; and, determining an actual dimensional variation change for use in at least one subsequent plasma etching process.Type: ApplicationFiled: March 20, 2003Publication date: September 23, 2004Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Shiun Chen, Ming-Ching Chang, Huan-Just Lin, Li-Te S. Lin, Yung -Hung Chiu, Hun-Jan Tao
-
Publication number: 20040185584Abstract: A method for compensating for CD variations across a semiconductor process wafer surface in a plasma etching process including providing a semiconductor wafer having a process surface including photolithographically developed features imaged from a photomask; determining a first dimensional variation of the features with respect to corresponding photomask dimensions along at least one wafer surface direction to determine a first levelness of the process surface; determining gas flow parameters in a plasma reactor for a plasma etching process required to approach a level process surface by reference to an archive of previous plasma etching process parameters carried out in the plasma reactor; carrying out the plasma etching process in the plasma rector according to the determined gas flow parameters; and, determining a second dimensional variation of the features along the at least one wafer surface direction to determine a second levelness of the process surface.Type: ApplicationFiled: March 20, 2003Publication date: September 23, 2004Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Te S. Lin, Yui Wang, Ming-Ching Chang, Li-Shung Chen, Huain-Jelin Lin, Yuan-Hung Chiu, Hun-Jan Tao
-
Patent number: 6794302Abstract: A method for compensating CD variations across a semiconductor process wafer surface in a plasma etching process including a semiconductor wafer having a process surface comprising patterned features; carrying out a first plasma etching process wherein the semiconductor wafer is heated to at least two selectively controllable temperature zones; determining a first dimensional variation of etched features with respect to reference dimensions over predetermined areas of the process surface including the two selectively controllable temperature zones; determining operating temperatures for the two selectively controllable temperature zones to achieve a targeted dimensional variation change in the first dimensional variation to achieve a desired second dimensional variation; plasma etching the process surface to the desired operating temperatures; and, determining an actual dimensional variation change for use in at least one subsequent plasma etching process.Type: GrantFiled: March 20, 2003Date of Patent: September 21, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Li-Shiun Chen, Ming-Ching Chang, Huan-Just Lin, Li-Te S. Lin, Yung-Hog Chiu, Hun-Jan Tao
-
Patent number: 6720256Abstract: An improved method of patterning photoresist during formation of damascene structures is provided which involves a process that is resistant to poisoning from adjacent layers. An inert resin is used to fill vias in a damascene stack. Then a second stack comprised of an underlayer, a non-photosensitive Si-containing layer, an ARC, and a photoresist are formed on the first stack. A trench pattern formed in the photoresist is etch transferred into the first stack. The Si-containing layer that is preferably a spin-on material can be optimized for thermal and etch resistance without compromising lithographic properties since it is not photosensitive. The state of the art photoresist provides a large process window for printing small features with no scum. The inert resin, underlayer, and silicon containing layers are independent of exposure wavelength and can be readily implemented into existing or future manufacturing schemes.Type: GrantFiled: December 4, 2002Date of Patent: April 13, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tsang-Jiuh Wu, Li-Te S. Lin, Li-Chih Chao
-
Patent number: 6551938Abstract: A method of bi-layer top surface imaging, comprising the following steps. A structure having a lower layer formed thereover is provided. An upper silicon-containing photoresist layer is formed upon the lower layer. The upper silicon-containing photoresist layer is selectively exposed to form upper silicon-containing photoresist layer exposed portions. The upper silicon-containing photoresist layer exposed portions and the portions of the lower layer below the upper silicon-containing photoresist layer exposed portions are removed using an O2-free N2/H2 plasma etch.Type: GrantFiled: January 25, 2002Date of Patent: April 22, 2003Assignee: Taiwon Semiconductor Manufacturing CompanyInventors: Tsang-Jiuh Wu, Li-Te S. Lin, Li-Chih Chao
-
Patent number: 6495469Abstract: A method for etching a dielectric layer comprising the following steps. A structure having a low-k dielectric layer formed thereover is provided. A DARC layer is formed over the low-k dielectric layer. A patterned masking layer is formed over the DARC layer. Using the patterned masking layer as a mask, the DARC layer and the low-k dielectric layer are etched employing an CHxFy/O2/N2/Ar etch chemistry.Type: GrantFiled: December 3, 2001Date of Patent: December 17, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jiing-Feng Yang, Li-Te S. Lin, Li-Chih Chao
-
Patent number: 6376366Abstract: A method is provided for forming dual damascene structures with a partial hard mask through a judicious use of partial opening or etching of the mask which simplifies the dual damascene process, and makes it especially suitable for low-k dielectric materials in advanced sub-micron technologies capable of forming features approaching less than 0.10 micrometers (&mgr;m). This is accomplished by forming a hard mask over a low-k dielectric layer. The hard mask is first opened partially to form a trench, and later again to form a via opening. The via opening is next extended into the low-k dielectric layer, followed by etching further the partial trench into the hard mask, and then transferring the trench pattern into the dielectric layer while at the same time extending the via opening to the underlying metal layer.Type: GrantFiled: May 21, 2001Date of Patent: April 23, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Li-Te S. Lin, Li-Chih Chao
-
Patent number: 5483980Abstract: A hair roller including a rod made of liquid absorbing material, a cover pivotally connected with an end of the rod, made of liquid absorbing material and formed with a plurality of slots, and a flexible member partially inserted into the rod and capable of being bent on the cover, whereby the hair roller may facilitate curling hair.Type: GrantFiled: January 6, 1994Date of Patent: January 16, 1996Inventor: Te S. Lin