Patents by Inventor Tetsuo Adachi
Tetsuo Adachi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6201735Abstract: Each memory cell of a nonvolatile semiconductor memory, essentially, consists of a one-transistor type memory cell such as a MOSFET having a floating gate electrode. When an electric programming operation is carried out, a positive voltage is applied to an n type drain region, a negative voltage is applied to a control gate and a source region is grounded. When an erasing operation is carried out, the positive voltage is applied to the control gate while all the other electrodes and a semiconductor substrate are grounded. Low power consumption can be accomplished because both of the programming operation and erasing operations are carried out by utilizing a tunneling mechanism. Furthermore, because the negative voltage is applied to the word line, a drain voltage at the time of programming of data can be lowered, so that degradation of a gate oxide film at a channel portion can be mitigated.Type: GrantFiled: July 29, 1999Date of Patent: March 13, 2001Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume, Katsutaka Kimura
-
Patent number: 6101123Abstract: Each memory cell of a nonvolatile semiconductor memory essentially consisting of a one-transistor type memory cell such as a MOSFET having a floating gate electrode. When an electric programming operation is carried out, a positive voltage is applied to an n type drain region, a negative voltage is applied to a control gate and a source region is grounded. When an erasing operation is carried out, the positive voltage is applied to the control gate while all the other electrodes and a semiconductor substrate are grounded. Low power consumption can be accomplished because both of the programming operation and erasing operations are carried out by utilizing a tunneling mechanism. Particularly because the negative voltage is used for the word line, a drain voltage at the time of programming of data can be lowered, so that degradation of a gate oxide film at a channel portion can be mitigated.Type: GrantFiled: April 8, 1999Date of Patent: August 8, 2000Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume, Katsutaka Kimura
-
Patent number: 5932909Abstract: A method of manufacturing a nonvolatile semiconductor memory device which is protected against deterioration in the electron injection/discharge characteristics between a floating gate of a memory cell and a channel. Three layers including a gate oxide film, a first polysilicon layer and a first nitride film are sequentially deposited on a silicon substrate surface and patterned with stripe-like columnwise lines. A second nitride film is formed on side walls of the columnwise lines, respectively. An element isolating insulation film is formed on the silicon substrate surface which is not covered with the first and second nitride films. After removal of the first and second nitride films, a first insulation film is formed on the side walls of the first polysilicon layer.Type: GrantFiled: May 5, 1997Date of Patent: August 3, 1999Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Hitoshi Kume, Shoji Shukuri
-
Patent number: 5910913Abstract: Each memory cell of a non-volatile semiconductor memory essentially consisting of a one-transistor type memory cell comprising only of an MOSFET having a floating gate electrode. When an electric programming operation is carried out, a positive voltage is applied to an n type drain region, a negative voltage is applied to a control gate and a source region is grounded. When an erasing operation is carried out, the positive voltage is applied to the control gate while all the other electrodes and a semiconductor substrate are grounded. Low power consumption can be accomplished because both of the programming operation and erasing operations are carried out by utilizing a tunneling mechanism. Particularly because the negative voltage is used for the word line, a drain voltage at the time of programming of data can be lowered, so that degradation of a gate oxide film at a channel portion can be mitigated.Type: GrantFiled: July 30, 1998Date of Patent: June 8, 1999Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume, Katsutaka Kimura
-
Patent number: 5828600Abstract: Each memory cell of a non-volatile semiconductor memory essentially consisting of a one-transistor type memory cell comprising only of an MOSFET having a floating gate electrode. When an electric programming operation is carried out, a positive voltage is applied to an n type drain region, a negative voltage is applied to a control gate and a source region is grounded. When an erasing operation is carried out, the positive voltage is applied to the control gate while all the other electrodes and a semiconductor substrate are grounded. Low power consumption can be accomplished because both of the programming operation and erasing operations are carried out by utilizing a tunneling mechanism. Particularly because the negative voltage is used for the word line, a drain voltage at the time of programming of data can be lowered, so that degradation of a gate oxide film at a channel portion can be mitigated.Type: GrantFiled: October 30, 1996Date of Patent: October 27, 1998Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume
-
Patent number: 5793678Abstract: On a semiconductor substrate of a first conductive type is formed a well layer of the same conductive type as that of the substrate in electrically separated that is, physically separated and electrically isolated, from the substrate, and a MOS transistor, used as a nonvolatile memory cell, forming a drain region and a source region respectively within the well layer is used as a memory cell. Well layers associated with different columns are connected to each other by a well wiring commonly so that operation voltage different from that of the semiconductor substrate is applied thereto. In the case of data erasing, prescribed positive voltage is applied to a well wiring, and prescribed voltage lower than said positive voltage is applied to a selected word line. In the case of data programming, prescribed negative voltage is applied to the well wiring, prescribed voltage higher than said negative voltage is applied to the selected word line.Type: GrantFiled: April 5, 1996Date of Patent: August 11, 1998Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Hitoshi Kume, Takashi Kobayashi
-
Patent number: 5672529Abstract: A method of manufacturing a nonvolatile semiconductor memory device which is protected against deterioration in the electron injection/discharge characteristics between a floating gate of a memory cell and a channel. Three layers including a gate oxide film, a first polysilicon layer and a first nitride film are sequentially deposited on a silicon substrate surface and patterned with stripe-like columnwise lines. A second nitride film is formed on side walls of the columnwise lines, respectively. An element isolating insulation film is formed on the silicon substrate surface which is not covered with the first and second nitride films. After removal of the first and second nitride films, a first insulation film is formed on the side walls of the first polysilicon layer.Type: GrantFiled: March 30, 1995Date of Patent: September 30, 1997Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Hitoshi Kume, Shoji Shukuri
-
Patent number: 5592415Abstract: Each memory cell of a non-volatile semiconductor memory essentially consisting of a one-transistor type memory cell comprising only of an MOSFET having a floating gate electrode. When an electric programming operation is carried out, a positive voltage is applied to an n type drain region, a negative voltage is applied to a control gate and a source region is grounded. When an erasing operation is carried out, the positive voltage is applied to the control gate while all the other electrodes and a semiconductor substrate are grounded. Low power consumption can be accomplished because both of the programming operation and erasing operations are carried out by utilizing a tunneling mechanism. Particularly because the negative voltage is used for the word line, a drain voltage at the time of programming of data can be lowered, so that degradation of a gate oxide film at a channel portion can be mitigated.Type: GrantFiled: December 10, 1993Date of Patent: January 7, 1997Assignee: Hitachi, Ltd.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume, Katsutaka Kimura
-
Patent number: 5484619Abstract: Raw fish and meat are smoked to sterilize and prevent decomposition and discoloration without losing their freshness. The smoked fish and meat pick up agreeable taste and flavor, and remain as wholesome as fresh ones when kept at easily obtainable cold-storage or freezing temperatures, even during long transportation. The smoke generated by burning a smoking material at 250.degree. to 400.degree. C. is passed through a filter 22 to remove tar. The smoke retaining ingredients, exerting highly preservative and sterilizing actions passed through the filter 22, are cooled to between 0.degree. and 5.degree. C. in a cooling unit 3. Fish or meat is processed by exposure to the smoke at the extra-low temperature thus obtained.Type: GrantFiled: March 23, 1994Date of Patent: January 16, 1996Inventors: Kanemitsu Yamaoka, Tetsuo Adachi, Shizuyuki Ohta
-
Patent number: 5467309Abstract: A semiconductor nonvolatile memory device capable of reducing the overhead time of the time required for switching the verify operation and the verify operation itself. In the semiconductor nonvolatile memory device which operates to program the threshold of the memory cells on the basis of a plurality of repetitive operations, the mincing width .increment.Vth of the variation of the threshold of the memory cells relative to one operation for changing the threshold (applying the program pulse) is expressed by .increment.Vth=Kvth.multidot.log (t2/t1), and the ratio (t2/t1) between the program pulse widths is expressed by (t2/t1)=10E(.increment.Vth/Kvth). The pulses in which the difference .increment.Vth of the variation of the threshold of the memory cells is made constant, and the pulse width is increased as the repetition number increases are applied to the memory cells, thereby reducing the application number of program pulses.Type: GrantFiled: June 1, 1994Date of Patent: November 14, 1995Assignee: Hitachi, Ltd.Inventors: Toshihiro Tanaka, Masataka Kato, Hitoshi Kume, Keisuke Ogura, Tetsuo Adachi
-
Patent number: 5188976Abstract: Before a high permittivity interlayer insulating film of a non-volatile memory having a two-level gate electrode structure, a surface of a substrate in a peripheral circuit MOS area is successively covered with a thermal oxide film and a polycrystalline silicon film. Before the interlayer insulating film is selectively removed on the peripheral circuit MOS area, the surface of the interlayer insulating film of the non-volatile memory is covered with a polycrystalline silicon film. When the interlayer insulating film in the peripheral circuit MOS area is removed, the polycrystalline silicon film as a lower layer in the peripheral circuit area serves as a buffer layer against contamination or damage due to the etching, and the conductive layer on the surface of the interlayer insulating film in the non-volatile memory portion also serves as a buffer layer against the contamination or damage due to the etching.Type: GrantFiled: July 9, 1991Date of Patent: February 23, 1993Assignee: Hitachi, Ltd.Inventors: Hitoshi Kume, Tetsuo Adachi, Yuzuru Ohji, Tokuo Kure, Masahiro Ushiyama, Hiroshi Kawakami
-
Patent number: 4996571Abstract: The invention relates to a tunnel erasing device for a non-volatile semiconductor memory device comprising a source region and a drain region, a floating gate electrode having a part superposed on at least one of them through a gate insulating layer, and a control gate electrode disposed over the floating gate electrode through an interlayer insulating layer and is characterized as having a preliminary erasing operation in which a voltage is so applied to at least one of the source or drain region, with the control gate electrode grounded, that a relatively lower voltage than a predetermined voltage is applied preliminarily prior to applying thereto the predetermined voltage.Type: GrantFiled: July 6, 1989Date of Patent: February 26, 1991Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hitoshi Kume, Yoshiaki Kamigaki, Tetsuo Adachi, Toshihisa Tsukada, Kazuhiro Komori, Toshiaki Nishimoto, Tadashi Muto, Toshiko Koizumi
-
Patent number: 4972371Abstract: An EEPROM in which a memory cell is constituted by a floating gate electrode, a control gate electrode, a first semiconductor region provided in a main surface portion of the semiconductor substrate on an end side of the gate electrodes to which the data line is connected, and a second semiconductor region provided in a different main surface portion of the semiconductor substrate on an opposing end side of the gate electrodes to which the grounding line is connected. The drain is used differently depending upon the operations for writing the data, reading the data and erasing the data. The impurity concentration in the first semiconductor region is selected to be lower than that of the second semiconductor region, in order to improve writing and erasing characteristics as well as to increase the reading speed.Type: GrantFiled: June 7, 1988Date of Patent: November 20, 1990Assignee: Hitachi, Ltd.Inventors: Kazuhiro Komori, Takaaki Hagiwara, Satoshi Meguro, Toshiaki Nishimoto, Takeshi Wada, Kiyofumi Uchibori, Tadashi Muto, Hitoshi Kume, Hideaki Yamamoto, Tetsuo Adachi, Toshihisa Tsukada, Toshiko Koizumi
-
Patent number: 4322498Abstract: Citric acid is selectively produced by fermentation of a mutant yeast strain which requires the presence of iron in the culture medium. Citric acid is accumulated in the culture medium and isolated therefrom.Type: GrantFiled: October 16, 1974Date of Patent: March 30, 1982Assignee: Kyowa Hakko Kogyo Co., Ltd.Inventors: Kenichiro Takayama, Tetsuo Adachi, Mamoru Kohata, Kiyoji Hattori, Tomoko Tomiyama