Patents by Inventor Tetsushi Wakabayashi
Tetsushi Wakabayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6347037Abstract: A semiconductor device includes a board and a semiconductor chip which is connected to an upper surface of the board via face-down bonding. The semiconductor device further includes a frame-shape member which is connected to the upper surface of the board with first adhesive, and has an opening to accommodate the semiconductor chip therein, and a plate-shape member which is situated to cover the semiconductor chip and the frame-shape member, and is connected to the semiconductor chip and the frame-shape member with second adhesive, wherein the frame-shape member has such a sufficient sturdiness as to prevent thermal-expansion-induced deformations of the board and the plate-shape member.Type: GrantFiled: November 4, 1998Date of Patent: February 12, 2002Assignee: Fujitsu LimitedInventors: Makoto Iijima, Tetsushi Wakabayashi, Toshio Hamano, Masaharu Minamizawa, Masashi Takenaka, Taturou Yamashita, Masataka Mizukoshi, Masaru Nukiwa, Takao Akai
-
Publication number: 20020001178Abstract: A semiconductor device includes a board and a semiconductor chip which is connected to an upper surface of the board via face-down bonding. The semiconductor device further includes a frame-shape member which is connected to the upper surface of the board with first adhesive, and has an opening to accommodate the semiconductor chip therein, and a plate-shape member which is situated to cover the semiconductor chip and the frame-shape member, and is connected to the semiconductor chip and the frame-shape member with second adhesive, wherein the frame-shape member has such a sufficient sturdiness as to prevent thermal-expansion-induced deformations of the board and the plate-shape member.Type: ApplicationFiled: November 4, 1998Publication date: January 3, 2002Inventors: MAKOTO IIJIMA, TETSUSHI WAKABAYASHI, TOSHIO HAMANO, MASAHARU MINAMIZAWA, MASASHI TAKENAKA, TATUROU YAMASHITA, MASATAKA MIZUKOSHI, MASARU NUKIWA, TAKAO AKAI
-
Patent number: 6184133Abstract: A semiconductor device includes a board base having through-holes filled with a filling core, an additive layer provided on an upper surface of the board base as well as an upper surface of the filling core wherein the additive layer includes a wiring pattern having one or more paths, a semiconductor chip fixed on an upper surface of the additive layer, and nodes provided on a lower surface of the board base, wherein the one or more paths are laid out without a restriction posed by the through-holes, and are used for electrically connecting the semiconductor chip and the nodes.Type: GrantFiled: February 18, 2000Date of Patent: February 6, 2001Assignee: Fujitsu LimitedInventors: Makoto Iijima, Tetsushi Wakabayashi, Toshio Hamano, Masaharu Minamizawa, Masashi Takenaka, Taturou Yamashita, Masataka Mizukoshi
-
Patent number: 6088233Abstract: A semiconductor device includes a board base having through-holes filled with a filling core, an additive layer provided on an upper surface of the board base as well as an upper surface of the filling core wherein the additive layer includes a wiring pattern having one or more paths, a semiconductor chip fixed on an upper surface of the additive layer, and nodes provided on a lower surface of the board base, wherein the one or more paths are laid out without a restriction posed by the through-holes, and are used for electrically connecting the semiconductor chip and the nodes.Type: GrantFiled: November 18, 1998Date of Patent: July 11, 2000Assignee: Fujitsu LimitedInventors: Makoto Iijima, Tetsushi Wakabayashi, Toshio Hamano, Masaharu Minamizawa, Masashi Takenaka, Taturou Yamashita, Masataka Mizukoshi
-
Patent number: 5978222Abstract: A semiconductor device includes a board base having through-holes filled with a filling core, an additive layer provided on an upper surface of the board base as well as an upper surface of the filling core wherein the additive layer includes a wiring pattern having one or more paths, a semiconductor chip fixed on an upper surface of the additive layer, and nodes provided on a lower surface of the board base, wherein the one or more paths are laid out without a restriction posed by the through-holes, and are used for electrically connecting the semiconductor chip and the nodes.Type: GrantFiled: September 8, 1997Date of Patent: November 2, 1999Assignee: Fujitsu LimitedInventors: Makoto Iijima, Tetsushi Wakabayashi, Toshio Hamano, Masaharu Minamizawa, Masashi Takenaka, Taturou Yamashita, Masataka Mizukoshi
-
Patent number: 5763297Abstract: An IC carrier on which an integrated circuit (IC) package is loaded when electric testing of the IC package is carried out is described. The present invention enables an IC package to be loaded on or unloaded from the IC carrier smoothly without bending any of closely arranged fine leads, and prevents the lead from being deformed by falling impact when it is dropped. According to the present invention, an IC carrier for an IC package having an array of leads comprises an array of socket means for mating with the array of leads, wherein selected one of said socket means differs in an inner dimension from the other ones in the same array. The technique is applicable to both a flat IC package (QFP or SOP) and a pin grid array IC package (PGA).Type: GrantFiled: February 6, 1996Date of Patent: June 9, 1998Assignee: Fujitsu LimitedInventors: Kazuhiro Tashiro, Tetsushi Wakabayashi
-
Patent number: 5729435Abstract: A semiconductor device includes a board base having through-holes filled with a filling core, and an additive layer provided on an upper surface of the board base as well as an upper surface of the filling core wherein the additive layer includes a wiring pattern having one or more paths. The semiconductor device further includes a semiconductor chip fixed on an upper surface of the additive layer, and nodes provided on a lower surface of the board base, wherein the one or more paths are laid out without a passage restriction posed by the through-holes, and are used for electrically connecting the semiconductor chip and the nodes.Type: GrantFiled: January 13, 1997Date of Patent: March 17, 1998Assignee: Fujitsu LimitedInventors: Makoto Iijima, Tetsushi Wakabayashi, Toshio Hamano, Masaharu Minamizawa, Masashi Takenaka, Taturou Yamashita, Masataka Mizukoshi
-
Patent number: 5668407Abstract: An IC carrier for electric testing of an IC package enables an IC package to be loaded on or unloaded from it smoothly without bending any of closely arranged fine leads, and prevents the leads from being deformed by falling impact when it is dropped. The IC carrier for an IC package, having an array of leads, comprises an array of sockets for mating with the array of leads, wherein selected one of the sockets differs in clearance between a width of each of the sockets and a width of each of the leads to be mated from the other ones in a cross section of an array. For instance, an array of sockets having holes to mate with leads having a single diameter of an IC package are arranged so that inner diameters of the holes in an outer part of the array is larger than those in a central part of the array. The technique is applicable to both a flat IC package (QFP or SOP) and a pin grid array IC package (PGA).Type: GrantFiled: July 1, 1996Date of Patent: September 16, 1997Assignee: Fujitsu LimitedInventors: Kazuhiro Tashiro, Tetsushi Wakabayashi
-
Patent number: 5041899Abstract: An integrated circuit device includes a package having first and second surfaces and first and second internal connection lines. A semiconductor integrated circuit chip is mounted on the first surface of the package. A first group of external connection terminals is provided on the first surface of the package, and is electrically connected to the semiconductor integrated circuit chip through the first internal connection lines. A second group of external connection terminals is provided on the second surface of the package so as to form a matrix arrangement of terminals, and is electrically connected to the semiconductor integrated circuit chip through the second internal connection lines. The second group of external connection terminals includes specific terminals specifically passing signals to be supplied to or from the semiconductor integrated circuit chip. The signals passing through the specific terminals are signals used at the time of evaluating the semiconductor integrated circuit chip.Type: GrantFiled: June 7, 1989Date of Patent: August 20, 1991Assignees: Fujitsu Limited, Fujitsu VLSI LimitedInventors: Akihiro Oku, Souichi Aonuma, Tetsushi Wakabayashi
-
Patent number: 4724472Abstract: A semiconductor device to be mounted on a circuit board, including a semiconductor chip, a package for mounting the semiconductor chip, a plurality of conductor pads provided on the outer surface of the package, and a plurality of conductor pins, connected to the conductor pads in a substantially vertical contact condition, for connecting to the circuit board in accordance with a contacting condition.Type: GrantFiled: January 14, 1987Date of Patent: February 9, 1988Assignee: Fujitsu LimitedInventors: Masahiro Sugimoto, Tetsushi Wakabayashi, Kiyoshi Muratake
-
Patent number: 4688077Abstract: A semiconductor device having a semiconductor package and a radiator. The semiconductor package houses a semiconductor chip therein. The radiator includes a pillar which has a plurality of fins thereon. One end of the pillar is bonded to the semiconductor package. A hole is formed in the other end of the pillar and extends the longitudinal direction of the pillar.Type: GrantFiled: January 28, 1986Date of Patent: August 18, 1987Assignee: Fujitsu LimitedInventors: Tetsushi Wakabayashi, Masahiro Sugimoto, Kiyoshi Muratake
-
Patent number: 4598307Abstract: In order to protect ICs from noise it is necessary to mount a bypass capacitor as close as possible to the IC die or chip. The package must seal the die from the environment, but there are marginal spaces at the ends of a dual in line type package (DIP type package) which are not needed for the sealing function. An opening is made in the lid of the package at such a marginal area, and a chip capacitor is mounted in the opening. An additional post is provided on the lead frame. A portion of this additional post and a portion of another lead provided by the frame are exposed through the opening in the lid. The chip capacitor is soldered to the exposed portions to mechanically and electrically connect the capacitor. The additional post is scored at the edge of the package to permit easy removal of the portion thereof that would otherwise extend outside the package.Type: GrantFiled: September 7, 1983Date of Patent: July 1, 1986Assignee: Fujitsu LimitedInventors: Tetsushi Wakabayashi, Kiyoshi Muratake
-
Patent number: 4535384Abstract: A semiconductor device comprising at least one heat sink joined to a plurality of IC packages mounted on a mother board. Plural individual heat sinks are joined to respectively corresponding IC packages each comprising a central shaft joined to and extending in substantially perpendicular relationship from a respective said package and plural, parallel spaced fins extending outwardly from and in perpendicular relationship to the shaft.Type: GrantFiled: June 12, 1984Date of Patent: August 13, 1985Assignee: Fujitsu Ltd.Inventors: Tetsushi Wakabayashi, Norio Honda, Osamu Sakuma
-
Patent number: D276719Type: GrantFiled: July 12, 1982Date of Patent: December 11, 1984Assignee: Fujitsu LimitedInventors: Masahiro Sugimoto, Hidehiko Akasaki, Tetsushi Wakabayashi