Patents by Inventor Thomas A. Knotts
Thomas A. Knotts has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7095259Abstract: A technique for reducing the likelihood that a frequency detector will incorrectly assert control over a VCO because of metastable-induced errors involves qualifying frequency detector control signals by requiring multiple consecutive control signals that indicate the frequency detector should assert control over the VCO before the frequency detector is allowed to assert control over the VCO. In an embodiment, the frequency detector control signals are qualified by a series of full-swing library cell flip-flops.Type: GrantFiled: October 18, 2004Date of Patent: August 22, 2006Assignee: Agilent Technologies, Inc.Inventor: Thomas A. Knotts
-
Publication number: 20060139108Abstract: The frequency changes in a bang-bang PLL that are generated using a digital phase detector's up/down signal are initially set to produce a faster pull-in rate and then reduced to produce a slower pull-in rate. The faster pull-in involves relatively large frequency changes and the slower pull-in rate involves smaller frequency changes. The changes in frequency of a bang-bang PLL can be implemented using a step size controller that includes timing control logic and step size logic. The function of the timing control logic is to control the timing of step size changes. The function of the step size logic is to set the step size of the frequency changes that are made by the VCO in response to the pd_up/down signal that is delivered directly to the VCO from the digital phase detector.Type: ApplicationFiled: February 17, 2006Publication date: June 29, 2006Inventors: Gunter Steinbach, Brian Galloway, Thomas Knotts
-
Publication number: 20060082402Abstract: A technique for reducing the likelihood that a frequency detector will incorrectly assert control over a VCO because of metastable-induced errors involves qualifying frequency detector control signals by requiring multiple consecutive control signals that indicate the frequency detector should assert control over the VCO before the frequency detector is allowed to assert control over the VCO. In an embodiment, the frequency detector control signals are qualified by a series of full-swing library cell flip-flops.Type: ApplicationFiled: October 18, 2004Publication date: April 20, 2006Inventor: Thomas Knotts
-
Publication number: 20060032746Abstract: The present invention relates to a method and a device for contacting a microfluidic structure. The device comprises a receptacle for the microfluidic structure and also a contact unit. According to one aspect of the invention, the contact unit has at least one hollow needle, which is designed for piercing a layer of elastic material which is provided on the microfluidic structure.Type: ApplicationFiled: August 12, 2005Publication date: February 16, 2006Inventors: Thomas Knott, Alfred Stett, Peter Sygall, Peter von Stiphout
-
Publication number: 20050200391Abstract: The frequency changes in a bang-bang PLL that are generated using a digital phase detector's up/down signal are initially set to produce a faster pull-in rate and then reduced to produce a slower pull-in rate. The faster pull-in involves relatively large frequency changes and the slower pull-in rate involves smaller frequency changes. The changes in frequency of a bang-bang PLL can be implemented using a step size controller that includes timing control logic and step size logic. The function of the timing control logic is to control the timing of step size changes. The function of the step size logic is to set the step size of the frequency changes that are made by the VCO in response to the pd_up/down signal that is delivered directly to the VCO from the digital phase detector.Type: ApplicationFiled: March 11, 2004Publication date: September 15, 2005Inventors: Gunter Steinbach, Brian Galloway, Thomas Knotts
-
Patent number: 6937069Abstract: In one embodiment a system and method is arranged for bridging the dead-band when asynchronous signals are compared against each other. There is developed a pair of phase related signals from one of the signals, each phase related signal phase shifted from each other, but having the same frequency as the signal from which it was derived. The other frequency signal is compared against each of the phase-related developed signals to generate an error signal which quadrature rotates when the first and second signals are out of frequency with each other. A control signal is generated when the quadrature rotation is outside a certain limit. The error signal is controllably buffered to insure that the error signal only occurs when the frequencies are offset for a selected period of time.Type: GrantFiled: June 23, 2003Date of Patent: August 30, 2005Assignee: Agilent Technologies, Inc.Inventors: Brian J. Galloway, Thomas A. Knotts
-
Publication number: 20050174185Abstract: Centering a multi-band VCO involves comparing a VCO tuning signal to a pre-established tuning signal window to determine whether to change the frequency band of the multi-band VCO. The frequency band of the multi-band VCO can be changed only when the tuning signal is outside the tuning signal window. Further, the frequency band can be changed as long as the VCO is being controlled by a frequency detector. Once the multi-band VCO achieves lock, the multi-band VCO is changed by at least one more frequency band as long as the VCO tuning signal is still outside the tuning signal window.Type: ApplicationFiled: February 10, 2004Publication date: August 11, 2005Inventors: Guntor Steinbach, Thomas Knotts
-
Publication number: 20050168430Abstract: Display contrast in electro-optical display devices is improved using a drive circuit including pixel drive circuits and a common drive circuit. The pixel drive circuits are connected to pixel electrodes of the display device, and are operable to generate respective pixel drive signals that alternate between a first high voltage and a first low voltage differing in voltage by less than or equal to a process-limited maximum. The common drive circuit is connected to a common electrode of the display device, and is operable to generate a common drive signal alternating between a second high voltage and a second low voltage differing in voltage by more than the process-limited maximum. The common drive signal is asymmetrically bipolar with respect to the first low voltage of the pixel drive signal.Type: ApplicationFiled: February 4, 2004Publication date: August 4, 2005Inventors: Ken Nishimura, Charles Hoke, Thomas Knotts
-
Publication number: 20050105660Abstract: A frequency detector for use with a PLL utilizes a counter and a preset value to produce frequency information related to a VCO signal. The frequency information is used to control the frequency of the VCO signal and to determine whether the VCO signal should be controlled by the frequency detector or a phase detector. Using the counter and preset value involves establishing a preset value that is used to obtain the desired frequency information. The preset value is set such that the counter is at one-half full-scale at the end of a known time period when the VCO signal is oscillating at a target frequency. When the preset value is set to such a value, the most significant bit of the counter after the known time period indicates whether the frequency of the VCO signal is above or below the target frequency.Type: ApplicationFiled: November 14, 2003Publication date: May 19, 2005Inventor: Thomas Knotts
-
Publication number: 20040257118Abstract: In one embodiment a system and method is arranged for bridging the dead-band when asynchronous signals are compared against each other. There is developed a pair of phase related signals from one of the signals, each phase related signal phase shifted from each other, but having the same frequency as the signal from which it was derived. The other frequency signal is compared against each of the phase-related developed signals to generate an error signal which quadrature rotates when the first and second signals are out of frequency with each other. A control signal is generated when the quadrature rotation is outside a certain limit. The error signal is controllably buffered to insure that the error signal only occurs when the frequencies are offset for a selected period of time.Type: ApplicationFiled: June 23, 2003Publication date: December 23, 2004Inventors: Brian J. Galloway, Thomas A. Knotts
-
Patent number: 6670506Abstract: A method of synthesis of dinitro-diaza-alkanes and intermediate products thereto from alkylamines and esters, whereby a dialkyl ester of a dicarboxylic acid is reacted with an alkylamine in an aqueous medium to form the corresponding dialkyldiamide of the dicarboxylic acid; the resulting dialkyldiamide is nitrated by means of conventional nitration agents to form the corresponding dialkyldinitroamide of the dicarboxylic acid and; the resulting dialkyldinitroamide is reacted with methylamine and/or ethylamine in an aquous medium to yield a corresponding alkylnitroamine and the dimethyldiamide and/or diethyldiamide of the dicarboxylic acid, and the alkylnitroamine is isolated from that, and the isolated alkylnitroamine is condensed in a known manner to form the dinitro-diaza-alkanes.Type: GrantFiled: November 1, 2001Date of Patent: December 30, 2003Assignee: Nitrochemie Achau GmbHInventor: Thomas Knott
-
Publication number: 20030153067Abstract: An apparatus for electrically contacting biological cells suspended in a liquid has a substrate having at least one opening and an electrode for electrically contacting a cell immobilized above the opening. A contact unit with a contact tip is arranged below said opening. A top end of the contact tip projects into the opening in such a way that it comes to bear against a cell membrane of the immobilized cell. The contact tip has a contact channel which ends at its top end. A hydrodynamic low pressure can be exerted upon the cell membrane via the contact channel, and the electrode is electrically connected to the contact channel. In a method for electrically contacting biological cells suspended in a liquid, a cell is immobilized above an opening provided in a substrate, and the immobilized cell is contacted via at least one electrode. For contacting the immobilized cell, a hydrodynamic low pressure is generated acting on a cell membrane through a contact tip projecting into the opening.Type: ApplicationFiled: January 3, 2003Publication date: August 14, 2003Inventors: Alfred Stett, Wilfried Nisch, Hugo Hammerle, Thomas Knott
-
Patent number: 6586283Abstract: An apparatus and a method for protecting charge storage elements from photo-induced currents in silicon integrated circuits are provided. In order to protect against photo-induced currents that are generated outside the storage node circuits themselves, an n-well guard ring is placed as closely as possible to the transistors and other elements in the storage node circuits. As a result there is a minimum of exposed silicon area in which light can produce current in areas next to the storage node circuits, and the n-well guard ring captures photo-induced currents that are generated outside the storage node circuits. In order to protect against the photo-induced currents that are generated inside the storage node circuits, an aluminum interconnect layer is placed on top of the storage node circuit, separated by an insulating layer of silicon dioxide. This creates a shield against the light and protects the storage node circuit by reflecting light away.Type: GrantFiled: March 30, 2000Date of Patent: July 1, 2003Assignee: Agilent Technologies, Inc.Inventors: John J. Corcoran, Travis N. Blalock, Paul J. Vande Voorde, Thomas A. Knotts, Neela B. Gaddis
-
Publication number: 20030075770Abstract: An apparatus and a method for protecting charge storage elements from photo-induced currents in silicon integrated circuits are provided. In order to protect against photo-induced currents that are generated outside the storage node circuits themselves, an n-well guard ring is placed as closely as possible to the transistors and other elements in the storage node circuits. As a result there is a minimum of exposed silicon area in which light can produce current in areas next to the storage node circuits, and the n-well guard ring captures photo-induced currents that are generated outside the storage node circuits. In order to protect against the photo-induced currents that are generated inside the storage node circuits, an aluminum interconnect layer is placed on top of the storage node circuit, separated by an insulating layer of silicon dioxide. This creates a shield against the light and protects the storage node circuit by reflecting light away.Type: ApplicationFiled: March 30, 2000Publication date: April 24, 2003Inventors: John J. Corcoran, Travis N. Blalock, Paul J. Vande Voorde, Thomas A. Knotts, Neela B. Gaddis
-
Publication number: 20030041936Abstract: Method of synthesis of dinitro-diaza-alkanes and intermediate products thereto from alkylamines and esters, whereby a dialkyl ester of a dicarboxylic acid is reacted with an alkylamine in an aqueous medium to form the corresponding dialkyldiamide of the dicarboxylic acid;Type: ApplicationFiled: November 1, 2001Publication date: March 6, 2003Inventor: Thomas Knott
-
Patent number: 5841325Abstract: An interleaved, tunable ring oscillator is disclosed that produces more output phases without resorting to interpolation. The oscillator is inherently symmetrical and suffers from none of the systematic time errors of an interpolator approach. The oscillator stages are interconnected to allow the oscillating frequency to be higher than the conventional limit of 1/(2*N*T.sub.D). Frequency tuning is accomplished by electronically varying the delay of each stage of the ring oscillator. A mixer cell performs a weighted sum of a first input and a second delayed input. The delay ranges from the delay of the mixer itself to the sum of the delays of the mixer and the delay cell.Type: GrantFiled: May 12, 1997Date of Patent: November 24, 1998Assignee: Hewlett-Packard CompanyInventors: Thomas A. Knotts, Cheryl Stout, Richard C. Walker
-
Patent number: 5166959Abstract: A circuit for time stamping event signals, e.g. zero-crossings, using coarse and fine timers. The fine timer is a circuit section which subdivides a period from a phase-locked ring-oscillator into 2N subparts. An event signal is timed by latching a digital representation of a particular subpart. The digital representation of the subpart is an N-bit dual thermometer code which uniquely identifies each subpart with each adjacent subpart differing by only one bit. The subparts are made finer in time quantization than the propagation delay of one active element in the ring oscillator by the use of linear combiner elements. The dual thermometer code, encoded post-latching into a binary code, forms the "fine" timing part of a binary word representation of the event time. The event also latches the count states of a pair of lead-lag counters in a master-slave configuration counting ring oscillator periods. These counters change states respectively before and after the dual thermometer code turn-overs.Type: GrantFiled: December 19, 1991Date of Patent: November 24, 1992Assignee: Hewlett-Packard CompanyInventors: David C. Chu, Thomas A. Knotts
-
Patent number: 4801996Abstract: An integrated circuit package suitable for gigahertz range operation with many power lines is provided with a separate power line structure comprising a uniformly and degenerately doped silicon substrate, a bifurcated thin-film insulator, and area-filling wedge-shaped power lines deposited over the insulator. This arrangement provides a high capacitance distributed right up to the die-interfacing region of the power lines. The effect is to minimize noise that could otherwise be introduced near the die-interfacing region at high frequencies. In addition, the power line structure provides a stable bias at the die-interfacing region of a separate signal line structure for resistive termination of digital signal lines.Type: GrantFiled: October 14, 1987Date of Patent: January 31, 1989Assignee: Hewlett-Packard CompanyInventor: Thomas A. Knotts
-
Patent number: RE29643Abstract: .[.A locking bar adapted to cooperate with a shackle of a padlock, which locking bar comprises a shackle-receiving orifice and an abutment provided on the surface of said bar, the arrangement being such that with the padlock secured to the bar by means of a padlock shackle passing through said orifice, the abutment is adapted to engage with the body and/or shackle of the padlock to restrain substantial rotation of said padlock about the orifice in said bar..]..Iadd.An improved padlock construction having a body defining an upper surface and a bottom surface. Access to a locking mechanism is provided through the bottom surface, while the top surface is designed so that the body can receive a shackle and portions of locking bars in locking engagement. To achieve this purpose a cruciform-shaped depression is provided in the top surface, which depression extends downwardly into the padlock body.Type: GrantFiled: December 26, 1974Date of Patent: May 30, 1978Assignee: Ingersoll Locks, LimitedInventors: Daniel Victor Berry, Stanley Gerald Thomas Knott