Patents by Inventor Thomas Jew
Thomas Jew has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10825512Abstract: A memory includes a row decoder that receives an address of a row to be read and an operand. The memory includes a memory array of bitcells that can be configured to store N-bit weight values in which N is an integer greater than one. The row decoder is configured to, for a multiplication mode read operation at the selected word line, selectively activate the selected word line based on a bit value of the received operand to selectively read an N-bit weight value based on a bit value of the operand. Such an operation may in some embodiments, perform a multiplication operation of the bit value of the operand and the N-bit weight value.Type: GrantFiled: August 27, 2019Date of Patent: November 3, 2020Assignee: NXP USA, INC.Inventors: Frank Kelsey Baker, Jr., Thomas Jew, Ronald J. Syzdek
-
Patent number: 10007588Abstract: A method and apparatus for generating an address sequence in a memory device is provided. The method includes providing a memory array having a set of unique addresses, storing one of a first subset of the set of unique addresses in a first storage element, storing one of a second subset of the set of unique addresses in a second storage element, and generating a sequence of addresses to test the memory array. The sequence of addresses are formed by alternately outputting addresses stored in the first storage element and the second storage element such that the sequence of addresses causes each unique address of the set to transition only once. The sequence of addresses can be used to efficiently test the memory array during a built-in self-test (BIST).Type: GrantFiled: January 25, 2016Date of Patent: June 26, 2018Assignee: NXP USA, Inc.Inventors: Botang Shao, Timothy J. Strauss, Thomas Jew, Edward Bryann C. Fernandez
-
Patent number: 9767875Abstract: A method uses a memory that includes a plurality of non-volatile memory (NVM) cells; a plurality of word lines; a plurality of bit lines; and an amplifier having an inverting input, a non-inverting input, and an output; and a capacitance coupled to the inverting input includes. A reference is coupled to the non-inverting input. The output of the amplifier is coupled to the inverting input of the amplifier while the non-inverting input receives the reference. The output is decoupled from the inverting input to store a voltage on the inverting input of the amplifier. A non-volatile (NV) element of a first NVM cell of the plurality of NVM cells is coupled to the non-inverting input. An output signal representative of the state of the NVM cell is provided.Type: GrantFiled: August 11, 2015Date of Patent: September 19, 2017Assignee: NXP USA, Inc.Inventors: Anirban Roy, Thomas Jew
-
Publication number: 20170213601Abstract: A method and apparatus for generating an address sequence in a memory device is provided. The method includes providing a memory array having a set of unique addresses, storing one of a first subset of the set of unique addresses in a first storage element, storing one of a second subset of the set of unique addresses in a second storage element, and generating a sequence of addresses to test the memory array. The sequence of addresses are formed by alternately outputting addresses stored in the first storage element and the second storage element such that the sequence of addresses causes each unique address of the set to transition only once. The sequence of addresses can be used to efficiently test the memory array during a built-in self-test (BIST).Type: ApplicationFiled: January 25, 2016Publication date: July 27, 2017Inventors: Botang SHAO, Timothy J. STRAUSS, Thomas JEW, Edward Bryann C. FERNANDEZ
-
Patent number: 9651617Abstract: Transitioning to all addresses of a memory array during BIST includes arranging the addresses as a matrix with rows of the matrix corresponding one to one to the plurality of addresses of the memory array and columns of the matrix corresponding one to one to the plurality addresses of the memory array. A column of a selected current location can correspond to a destination address of a memory transition. The destination addresses can identify a candidate row of the matrix which corresponds to the destination address. The candidate row can be different from a row of the current location. A next location can be determined that has not been recorded in the candidate row that has a minimum column distance from the column of the first location as compared to other locations that have not been recorded in the candidate row.Type: GrantFiled: September 25, 2015Date of Patent: May 16, 2017Assignee: NXP USA, Inc.Inventors: Edward Bryann C. Fernandez, David W. Chrudimsky, Thomas Jew
-
Publication number: 20170092380Abstract: Transitioning to all addresses of a memory array during BIST includes arranging the addresses as a matrix with rows of the matrix corresponding one to one to the plurality of addresses of the memory array and columns of the matrix corresponding one to one to the plurality addresses of the memory array. A column of a selected current location can correspond to a destination address of a memory transition. The destination addresses can identify a candidate row of the matrix which corresponds to the destination address. The candidate row can be different from a row of the current location. A next location can be determined that has not been recorded in the candidate row that has a minimum column distance from the column of the first location as compared to other locations that have not been recorded in the candidate row.Type: ApplicationFiled: September 25, 2015Publication date: March 30, 2017Inventors: EDWARD BRYANN C. FERNANDEZ, DAVID W. CHRUDIMSKY, THOMAS JEW
-
Publication number: 20170047101Abstract: A method uses a memory that includes a plurality of non-volatile memory (NVM) cells; a plurality of word lines; a plurality of bit lines; and an amplifier having an inverting input, a non-inverting input, and an output; and a capacitance coupled to the inverting input includes. A reference is coupled to the non-inverting input. The output of the amplifier is coupled to the inverting input of the amplifier while the non-inverting input receives the reference. The output is decoupled from the inverting input to store a voltage on the inverting input of the amplifier. A non-volatile (NV) element of a first NVM cell of the plurality of NVM cells is coupled to the non-inverting input. An output signal representative of the state of the NVM cell is provided.Type: ApplicationFiled: August 11, 2015Publication date: February 16, 2017Inventors: Anirban Roy, Thomas Jew
-
Patent number: 9558800Abstract: A non-volatile memory device includes an array of non-volatile memory cells. A memory cell in the array of memory cells includes a first resistive element including a first terminal and a second terminal, a second resistive element including a first terminal and a second terminal, and a select transistor including a gate electrode coupled to a word line, a first current electrode coupled to the first terminal of the first resistive element and the first terminal of the second resistive element, and a second current electrode coupled to a bit line. The second terminal of the first resistive element is coupled to a first source line, and the second terminal of the second resistive element is coupled to a second source line.Type: GrantFiled: June 30, 2015Date of Patent: January 31, 2017Assignee: NXP USA, Inc.Inventors: Anirban Roy, Thomas Jew
-
Publication number: 20170004867Abstract: A non-volatile memory device includes an array of non-volatile memory cells. A memory cell in the array of memory cells includes a first resistive element including a first terminal and a second terminal, a second resistive element including a first terminal and a second terminal, and a select transistor including a gate electrode coupled to a word line, a first current electrode coupled to the first terminal of the first resistive element and the first terminal of the second resistive element, and a second current electrode coupled to a bit line. The second terminal of the first resistive element is coupled to a first source line, and the second terminal of the second resistive element is coupled to a second source line.Type: ApplicationFiled: June 30, 2015Publication date: January 5, 2017Inventors: ANIRBAN ROY, THOMAS JEW
-
Patent number: 9508397Abstract: An operating voltage and reference current are adjusted in a memory device. At least a portion of an array of memory cells is preconditioned to an erased state using an erase verify voltage on word lines coupled to the memory cells and a first reference current in sense amplifiers coupled to bit lines for the array. A test reference current is set for the sense amplifiers. A bitcell gate voltage is set on the word lines to a present overdrive voltage. The at least a portion of the array is read. If any of the memory cells in the at least a portion of the array are read as being programmed, the present overdrive voltage is increased until none of the memory cells in the at least a portion of the array are read as being programmed.Type: GrantFiled: December 3, 2015Date of Patent: November 29, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Richard K. Eguchi, Thomas Jew, Craig T. Swift
-
Patent number: 9349426Abstract: A non-volatile memory device includes an array of non-volatile (NV) memory cells organized in pairs. Each pair is included with a transistor to form a memory unit. Each unit is coupled to a bit line, a word line, and a pair of source lines. The NV elements are programmable to either a relatively high resistance or relatively low resistance and the particularly resistance is established, by converting one resistance type to the other or maintaining the existing resistance type the direction of current through the NV element. A bit is formed from two NV cells in different memory units which are programmed to different resistance types and thereby provide a differential pair from which the logic state of the bit can be determined.Type: GrantFiled: June 17, 2015Date of Patent: May 24, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Anirban Roy, Thomas Jew
-
Patent number: 9214045Abstract: A mechanism for express storage of sensor data in response to an indication of a power fluctuation, power brownout or blackout that can affect operation of a microcontroller is provided. Embodiments provide a flash memory having memory space allocated to express storage of the sensor data, and a protocol machine configured to provide the desired information to reserved registers associated with express program/erase operations accessing the allocated memory space.Type: GrantFiled: August 29, 2014Date of Patent: December 15, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Timothy J. Strauss, Thomas Jew
-
Publication number: 20150067314Abstract: A microcontroller that includes a secure firmware flash controller is provided. The secure firmware flash controller utilizes a hardware assisted boot sequence that performs a firmware code validation. If the firmware code fails validation for any reason, the firmware flash controller locks out access to the firmware RAM and firmware flash controller, and passes control back to the microcontroller for further measures that are protected by security protocols on the microcontroller.Type: ApplicationFiled: August 30, 2013Publication date: March 5, 2015Inventors: Timothy J. Strauss, Thomas Jew, Kelly K. Taylor
-
Patent number: 8504884Abstract: A technique for detecting an imminent read failure in a memory array includes determining whether a memory array, which does not exhibit an uncorrectable error correcting code (ECC) read during an initial array integrity check at a normal read verify voltage level, exhibits an uncorrectable ECC read during a subsequent array integrity check at a margin read verify voltage level. The technique also includes providing an indication of an imminent read failure for the memory array when the memory array exhibits an uncorrectable ECC read during the subsequent array integrity check. In this case, the margin read verify voltage level is different from the normal read verify voltage level.Type: GrantFiled: October 29, 2009Date of Patent: August 6, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Richard K. Eguchi, Thomas S. Harp, Thomas Jew, Peter J. Kuhn, Timothy J. Strauss
-
Patent number: 8095836Abstract: A technique for detecting an imminent read failure in a memory array includes determining a first incident count for a memory array that does not exhibit an uncorrectable error correcting code (ECC) read during an array integrity check. In this case, the first incident count corresponds to an initial number of ECC corrections that are performed when the array integrity check of the memory array initially fails. The technique also includes determining a current count for the memory array when the memory array does not exhibit an uncorrectable ECC read during subsequent array integrity checks. In this case, the current count corresponds to a subsequent number of error correcting code (ECC) corrections required during the subsequent array integrity checks. An indication of an imminent read failure for the memory array is provided when the current count exceeds the first incident count by a predetermined amount.Type: GrantFiled: October 29, 2009Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Richard K. Eguchi, Thomas S. Harp, Thomas Jew
-
Publication number: 20110107161Abstract: A technique for detecting an imminent read failure in a memory array includes determining whether a memory array, which does not exhibit an uncorrectable error correcting code (ECC) read during an initial array integrity check at a normal read verify voltage level, exhibits an uncorrectable ECC read during a subsequent array integrity check at a margin read verify voltage level. The technique also includes providing an indication of an imminent read failure for the memory array when the memory array exhibits an uncorrectable ECC read during the subsequent array integrity check. In this case, the margin read verify voltage level is different from the normal read verify voltage level.Type: ApplicationFiled: October 29, 2009Publication date: May 5, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Richard Eguchi, Thomas S. Harp, Thomas Jew, Peter J. Kuhn, Timothy J. Strauss
-
Publication number: 20110107160Abstract: A technique for detecting an imminent read failure in a memory array includes determining a first incident count for a memory array that does not exhibit an uncorrectable error correcting code (ECC) read during an array integrity check. In this case, the first incident count corresponds to an initial number of ECC corrections that are performed when the array integrity check of the memory array initially fails. The technique also includes determining a current count for the memory array when the memory array does not exhibit an uncorrectable ECC read during subsequent array integrity checks. In this case, the current count corresponds to a subsequent number of error correcting code (ECC) corrections required during the subsequent array integrity checks. An indication of an imminent read failure for the memory array is provided when the current count exceeds the first incident count by a predetermined amount.Type: ApplicationFiled: October 29, 2009Publication date: May 5, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Richard Eguchi, Thomas S. Harp, Thomas Jew
-
Patent number: 7668018Abstract: An electronic device can include a first memory cell and a second memory cell. The first memory cell can include a first source, and a second memory cell can include a second source. The first memory cell and the second memory cell can lie within a same sector of a memory array. In one embodiment, erasing the electronic device can include erasing the first memory cell while inhibiting the erase of the second memory cell. A third memory cell can have a third source and lie within another sector. In another embodiment, inhibiting the erase of the first memory cell can include placing the first source and the third source at a same potential. In a particular embodiment, the first source can be electrically insulated from the second source.Type: GrantFiled: April 3, 2007Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ronald J. Syzdek, Gowrishankar L. Chindalore, Thomas Jew
-
Patent number: 7616509Abstract: A power supply voltage for a memory on an integrated circuit is dynamically adjusted during the operating of the memory. The operating of the memory includes powering the memory at a supply voltage. A test memory of the integrated circuit is concurrently powered while operating the memory. The test memory and the memory each include bit cells of a first bit cell configuration type. A voltage level of the supply voltage is adjusted, while operating the memory, based on the testing of the test memory. The voltage level is adjusted with external variations to assume a value that guarantees no failed operation of the memory but also accurately minimizes the supply voltage. The system and method may be implemented with any type of memory. The memory and test memory may be physically implemented either separated or interspersed on the integrated circuit.Type: GrantFiled: July 13, 2007Date of Patent: November 10, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Qadeer A. Qureshi, Sushama Davar, Thomas Jew
-
Patent number: 7599236Abstract: Integrated testing components and testing algorithm on a non-volatile memory module provide faster Vt (threshold voltage) distributions during the module verification process. The memory module includes address and voltage scanning components and a bit counter for storing the number of 0's or 1's for a specified voltage. As the range of addresses are scanned across a range of voltages, the instances of the count value being counted is accumulated by the bit counter. Automated Tester Equipment (ATE) reads the accumulated count value for each tested voltage.Type: GrantFiled: June 7, 2006Date of Patent: October 6, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Richard K. Eguchi, Larry J. Grieve, Thomas Jew