Patents by Inventor Thomas W. Williams

Thomas W. Williams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11969300
    Abstract: An implantable medical lead may include an electrode at a distal portion of the lead that is configured to monitor or provide therapy to a target site. The lead may include a visible indicator that is visible to the naked eye of a clinician at a medial portion of the lead that is configured to indicate when the electrodes of the lead are longitudinally and radially aligned properly to monitor or treat the target site. A clinician may insert the lead into the patient using an introducer sheath inserted to a predetermined depth into the patient and subsequently aligning the distal portion of the lead by orienting the indicator at an entry port of the introducer sheath.
    Type: Grant
    Filed: August 12, 2021
    Date of Patent: April 30, 2024
    Assignee: Medtronic, Inc.
    Inventors: George W. McFall, Thomas D. Brostrom, Mark T. Marshall, Dina L. Williams, Megan Harris, Keith D. Anderson, Maggie J. Pistella
  • Patent number: 11960840
    Abstract: A method executed by a computing device includes determining a set of identigens for each query word of a query to produce sets of identigens, where a set of identigens represents different meanings of a word of the query. The method further includes obtaining a first identigen selection for a first query word from the first set of identigens. The method further includes interpreting, using identigen pairing rules and based on the first identigen selection, the sets of identigens to produce a query entigen group. The method further includes accessing a knowledge database utilizing the query entigen group to produce a response entigen group. The method further includes generating a response to the query using the response entigen group, where the response includes at least one response word.
    Type: Grant
    Filed: June 21, 2021
    Date of Patent: April 16, 2024
    Assignee: entigenlogic LLC
    Inventors: Frank John Williams, Stephen Emerson Sundberg, Ameeta Vasant Reed, Dennis Arlen Roberson, Thomas James MacTavish, Karl Olaf Knutson, Jessy Thomas, Niklas Josiah MacTavish, David Michael Corns, II, Andrew Chu, Kyle Edward Alberth, Ali Fattahian, Zachary John McCord, Ahmad Abdelqader Abunaser, Gary W. Grube
  • Patent number: 11954608
    Abstract: A method performed by a computing device includes generating a comparative query entigen group set based on a comparative query in accordance with identigen rules, where the comparative query entigen group set represents a most likely interpretation of the comparative query. The method further includes obtaining a first response entigen group from a knowledge database based on a first comparative query entigen group of the comparative query entigen group set, where the first response entigen group substantially includes the first comparative query entigen group. The method further includes obtaining a second response entigen group from the knowledge database based on a second comparative query entigen group of the comparative query entigen group set, where the second response entigen group substantially includes the second comparative query entigen group. The method further includes generating a comparative response based on the first response entigen group and the second response entigen group.
    Type: Grant
    Filed: January 31, 2023
    Date of Patent: April 9, 2024
    Assignee: entigenlogic LLC
    Inventors: Frank John Williams, David Ralph Lazzara, Stephen Emerson Sundberg, Ameeta Vasant Reed, Dennis Arlen Roberson, Thomas James MacTavish, Karl Olaf Knutson, Jessy Thomas, Niklas Josiah MacTavish, David Michael Corns, II, Andrew Chu, Theodore Mazurkiewicz, Gary W. Grube
  • Publication number: 20240070395
    Abstract: A method executed by a computing device includes determining a set of identigens for each phrase word of a phrase to produce sets of identigens. A set of identigens of the sets of identigens represents one or more different meanings of a phrase word of the phrase. The method further includes obtaining sensor information for one or more phrase words of the phrase. The method further includes selecting an identigen of a first set of identigens based on the sensor information to produce a first identigen selection for the first set of identigens having a selected meaning of one or more different meanings of the first phrase word. The method further includes interpreting remaining sets of identigens of the sets of identigens to produce an entigen group so that the entigen group represents a most likely meaning interpretation of the phrase.
    Type: Application
    Filed: October 27, 2023
    Publication date: February 29, 2024
    Applicant: entigenlogic LLC
    Inventors: Frank John Williams, Stephen Emerson Sundberg, Ameeta Vasant Reed, Dennis Arlen Roberson, Thomas James MacTavish, Karl Olaf Knutson, Jessy Thomas, Niklas Josiah MacTavish, David Michael Corns, II, Andrew Chu, Kyle Edward Alberth, Ali Fattahian, Zachary John McCord, Ahmad Abdelqader Abunaser, Gary W. Grube
  • Publication number: 20230132918
    Abstract: A fluid storage system includes a container defining an interior space that lacks an internal valve. A product and a propellant are stored under pressure within the interior space. A container cap includes a membrane that encloses a space defined by a coupling element, which includes a releasable fastener that releasably couples a fluid dispensing apparatus to the container. The container cap also includes a dip tube comprising a proximate end that extends at least partially into the space defined by the coupling element, and a distal end that protrudes from the space in a direction generally away from the container cap, into the interior space defined by the container. The dip tube defines an interior passage extending between the proximate end and the distal end through which the product is to be expelled from the container by the propellant.
    Type: Application
    Filed: April 30, 2021
    Publication date: May 4, 2023
    Inventors: Richard D. Hudson, James J. Johnson, Thomas W. Williams
  • Patent number: 7900105
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: May 12, 2010
    Date of Patent: March 1, 2011
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7836367
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: August 11, 2009
    Date of Patent: November 16, 2010
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7836368
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: August 24, 2009
    Date of Patent: November 16, 2010
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7814444
    Abstract: A scan-based circuit includes a selector that is implemented by multiple observation logics. Each observation logic is coupled to a scan chain to receive data to be supplied to a combinational compressor. Each observation logic is also coupled to a single input line in a corresponding group of input lines of the combinational compressor, to selectively supply data from the coupled scan chain. Each observation logic may be coupled to additional input lines (if present) in the corresponding group. The selector is operable on a per-shift basis in (a) transparent mode wherein data is supplied to all input lines and (b) several direct modes wherein data from only one scan chain is supplied at each compressor output without overlap.
    Type: Grant
    Filed: May 25, 2007
    Date of Patent: October 12, 2010
    Assignee: Synopsys, Inc.
    Inventors: Peter Wohl, John A. Waicukauski, Sanjay Ramnath, Rohit Kapur, Thomas W. Williams
  • Publication number: 20100223516
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: May 12, 2010
    Publication date: September 2, 2010
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7774663
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: July 9, 2009
    Date of Patent: August 10, 2010
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7743299
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: July 23, 2008
    Date of Patent: June 22, 2010
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7669098
    Abstract: An embodiment provides a system for testing a circuit. During operation, the system scans-in input values into a first set of flip-flops. The outputs of the first set of flip-flops are coupled with the inputs of a circuit under test, the outputs of the circuit are coupled with the inputs of a set of multiplexers, and the outputs of the set of multiplexers are coupled with the inputs of a second set of flip-flops. Next, the system configures the set of multiplexers using a segment-selection circuit, which causes the outputs of the circuit to be coupled with the inputs of the second set of flip-flops. The system then captures the circuit's output values using the second set of flip-flops. Next, the system scans-out the circuit's output values using the second set of flip-flops. Finally, the system determines whether the chip has a fault using the output values.
    Type: Grant
    Filed: December 7, 2006
    Date of Patent: February 23, 2010
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Thomas W. Williams
  • Publication number: 20100031101
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: August 11, 2009
    Publication date: February 4, 2010
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Publication number: 20090313514
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: August 24, 2009
    Publication date: December 17, 2009
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Publication number: 20090271673
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: July 9, 2009
    Publication date: October 29, 2009
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Patent number: 7596733
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Grant
    Filed: July 23, 2008
    Date of Patent: September 29, 2009
    Assignee: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic J. Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Publication number: 20080301510
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: July 23, 2008
    Publication date: December 4, 2008
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Publication number: 20080294955
    Abstract: A low overhead dynamically reconfigurable shared scan-in test architecture is provided. This test architecture advantageously allows for changing scan inputs during the scan operation on a per shift basis. The flexibility of reconfiguring the scan input to scan chain mapping every shift cycle can advantageously reduce both test data volume and test application time.
    Type: Application
    Filed: July 23, 2008
    Publication date: November 27, 2008
    Applicant: Synopsys, Inc.
    Inventors: Rohit Kapur, Nodari Sitchinava, Samitha Samaranayake, Emil Gizdarski, Frederic Neuveux, Suryanarayana Duggirala, Thomas W. Williams
  • Publication number: 20080256497
    Abstract: A scan-based circuit includes a selector that is implemented by multiple observation logics. Each observation logic is coupled to a scan chain to receive data to be supplied to a combinational compressor. Each observation logic is also coupled to a single input line in a corresponding group of input lines of the combinational compressor, to selectively supply data from the coupled scan chain. Each observation logic may be coupled to additional input lines (if present) in the corresponding group. The selector is operable on a per-shift basis in (a) transparent mode wherein data is supplied to all input lines and (b) several direct modes wherein data from only one scan chain is supplied at each compressor output without overlap.
    Type: Application
    Filed: May 25, 2007
    Publication date: October 16, 2008
    Applicant: Synopsys, Inc.
    Inventors: Peter Wohl, John A. Waicukauski, Sanjay Ramnath, Rohit Kapur, Thomas W. Williams