Patents by Inventor Tim A. Williams
Tim A. Williams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6781962Abstract: A communication system and method are described. In one embodiment, the method comprises a server determining to examine contents of audio files in a storage facility, the server accessing one or more audio files stored in the storage facility, and sending a text message over a packet data network channel, the text message containing information about the one or more accessed audio files.Type: GrantFiled: April 26, 2002Date of Patent: August 24, 2004Assignee: JetqueInventors: Tim A. Williams, Daniel A. Brookshire, Dirk D. Eide
-
Patent number: 6600481Abstract: A pager capable of origination of and transmission of messages. The pager, in one embodiment, features two-way communication capability and stores both a transmit and receive antenna within a single housing. The pager also features a data entry device which allows entry of alphanumeric characters. The data entry device provide for numerous advantages including allowing the pager to transmit original, non-responsive messages to any of a variety of addresses either selected from a stored address list or input by the user. In addition, messages may be received/stored in a number of folders leading to advantages in message management.Type: GrantFiled: June 10, 1996Date of Patent: July 29, 2003Assignee: Glenayre Electronics, Inc.Inventors: Dan Brown, Kristina Maliniak, Kim Althoff, Tim A. Williams
-
Patent number: 6088457Abstract: An over-the-air programming (OTAP) technique in which programming messages are sent to a communication device in order to change operational parameters in the communication device. These operational parameters may comprise functional characteristics of the communication device. The programming is secure in that the communication device is only responsive for a predetermined period of time when enabled.Type: GrantFiled: August 16, 1995Date of Patent: July 11, 2000Assignee: Wireless AccessInventors: David S. Parkinson, Tim A. Williams
-
Patent number: 5854595Abstract: A communication portable radio frequency (RF) communication device such as a pager that receives messages and formats selected messages and stores the formatted messages on a removably attached integrated circuit card (IC) computer card. After receiving and formatting messages, the card may be removed and coupled to a computer system. Then the computer system may access the data on the card.Type: GrantFiled: July 20, 1995Date of Patent: December 29, 1998Assignee: Wireless AccessInventor: Tim A. Williams
-
Patent number: 5557642Abstract: A novel direct conversion receiver utilizing a sample and hold circuit for subsampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs.Type: GrantFiled: November 14, 1994Date of Patent: September 17, 1996Assignee: Wireless Access, Inc.Inventor: Tim A. Williams
-
Patent number: 5428638Abstract: An apparatus and method to transmit and receive digital signals in a communication system having a power source that provides power to a portion of a communication device and a mechanism to disable power to that portion of the communication device for periods of time, such that a reduced power consumption state is entered. Also included is sampling hardware to sample the signal during those periods of time when the communication device is not in the reduced power consumption state, which occurs when data is transferred or received.Type: GrantFiled: August 5, 1993Date of Patent: June 27, 1995Assignee: Wireless Access Inc.Inventors: Kenneth R. Cioffi, David S. Parkinson, Peter O. Okrah, Cynthia C. Robinson, Russell P. Prosynchak, Tim A. Williams
-
Patent number: 5345406Abstract: Improved integration and simplified construction of direct conversion receivers is achieved by providing selectivity in the early stages of a sigma delta converter to reject adjacent channel signals and thereby allow greater dynamic range for the desired input signals. A bandpass sigma delta converter is taught which is suitable for use with signals having multiple protocols. In a first stage, an aliased input signal is applied to two filters having desired and preferably programmable filter characteristics which provide selectivity to the input signal. A third filter is utilized having a programmable center frequency, which receives as an input signal the sum of the filtered input signal plus the quantization noise of the first stage. This provides a first intermediate output signal of desired selectivity.Type: GrantFiled: August 25, 1992Date of Patent: September 6, 1994Assignee: Wireless Access, Inc.Inventor: Tim A. Williams
-
Patent number: 5101344Abstract: A data processor having a split level control store structure, which partitions program memory into a macrocode portion and a microcode portion. The data processor contains two distinct machines, a macromachine and a micromachine. The macromachine includes an instruction sequence controller which detects the macrocode branch instruction before it is perceived by the micromachine, extracts from the branch instruction a macroaddress, and then provides the extracted macroaddress to the program memory as the next sequential instruction address. By "pipelining" the macromachine, the macromachine can "execute" the branch instruction in parallel with, and independent of, the execution by the micromachine of the preceeding instruction.Type: GrantFiled: July 25, 1990Date of Patent: March 31, 1992Assignee: Motorola, Inc.Inventors: Luis A. Bonet, Tim A. Williams
-
Patent number: 5001661Abstract: A data processing system uses the same structure and hardware to implement either a general purpose multiplier or arithmetic operations associated with the least-mean-squares (LMS) algorithm. Multiplier and adder circuits are time-shared to perform the myriad functions. In one form, further modified Booth's algorithm is utilized so that an output product of two binary input numbers may be quickly formed by executing a series of multiplications and accumulations. The operation is pipelined for continuous processing activity.Type: GrantFiled: January 23, 1990Date of Patent: March 19, 1991Assignee: Motorola, Inc.Inventors: Jose G. Corleto, Tim A. Williams
-
Patent number: 4989169Abstract: A digital tone detector receives a modulated input signal selectively containing at least one tone signal component. Two demodulator circuits each demodulate the input signal wherein one demodulator circuit operates at the predetermined frequency of the tone and the other demodulator circuit operates at the second harmonic. When the input tone has a low spectral harmonic power, a ratio of the demodulated outputs of the two demodulators reliably detects the presence of the tone in the input signal.Type: GrantFiled: February 5, 1990Date of Patent: January 29, 1991Assignee: Motorola, Inc.Inventors: Shawn R. McCaslin, Tim A. Williams, Nicholas R. van Bavel
-
Patent number: 4972356Abstract: A systolic IIR decimation filter for use with an oversampled A/D converter. The filter includes a pole section having coefficients selected to generate complex pole pairs positioned to shape the filter output. A full multiplication of the coefficients is decomposed into an equivalent number of digital shifts and adds in accordance with a modified Booth's algorithm. The filter further includes a zero section for cancelling unwanted pole pairs produced by the decomposition and delays required for systolic operation. At least portions of the pole section are utilized in the zero section during times when redundant information is present in order to reduce equipment and provide decimation.Type: GrantFiled: May 1, 1989Date of Patent: November 20, 1990Assignee: Motorola, Inc.Inventor: Tim A. Williams
-
Patent number: 4965762Abstract: An array multiplier utilizing a predetermined recoding algorithm minimizes operating speed by using two different radices. Special product terms must be formed to implement the recording algorithm. In order to avoid delaying the computation of partial products until after the time special products are formed, two recoding radices may be used. Partial products can be calculated from terms formed by a smaller sized radix during the same time the special product terms are being calculated. Initial use of the smaller radix eliminates an immediate need for the special product bits which improves multiplier speed by minimizing time required to form a final product.Type: GrantFiled: September 15, 1989Date of Patent: October 23, 1990Assignee: Motorola Inc.Inventor: Tim A. Williams
-
Patent number: 4947363Abstract: A filter processor implements the least mean squares (LMS) algorithm in an N tap digital filter in (N+1) time cycles, where N is an integer. A filter structure is shown which is implemented with a processor having an update portion and a convolution portion. A single memory is shared between the two portions, and the same data is concurrently coupled to both portions for concurrent use. The filter may be efficiently pipelined wherein successive adaptive and convolution operations are executed to efficiently implement an N tap filter with a minimum amount of circuity.Type: GrantFiled: December 12, 1988Date of Patent: August 7, 1990Assignee: Motorola, Inc.Inventor: Tim A. Williams
-
Patent number: 4876542Abstract: An oversampling converter for converting an analog input signal to a high resolution digital equivalent is provided. The oversampling converter uses sigma delta modulation utilizing single integration. A plurality of quantization circuits provide a plurality of output signals, each output signal containing data information and an error component. Each quantization circuit performs an integration of a difference of an input signal and a feedback signal before quantizing the integrated signal as one of the output signals. A filter, such as a decimation filter, is coupled to the converter for receiving the multiple outputs of the converter and providing a filtered converted digital output signal.Type: GrantFiled: January 25, 1988Date of Patent: October 24, 1989Assignee: Motorola, Inc.Inventors: Nicholas van Bavel, Tim A. Williams
-
Patent number: 4862169Abstract: An oversampling A/D converter for high resolution data conversion is provided. An analog input signal is quantized into a digital equivalent value with a finite quantization error associated therewith in a first circuit portion. An analog low pass filter is inserted between the first circuit portion and a second circuit portion similar in function and circuitry to the first circuit portion. The second circuit portion functions to remove the error of the first circuit portion from an output signal by providing a signal component, which when added with the output of the first circuit portion cancels the error of the first circuit portion. The low pass filter provides attenuation of quantization error provided by the second circuit portion which results in an output signal with a significantly attenuated error.Type: GrantFiled: March 25, 1988Date of Patent: August 29, 1989Assignee: Motorola, Inc.Inventors: Nicholas R. van Bavel, Tim A. Williams
-
Patent number: 4843585Abstract: A pipelineable multiplier which implements two's complement Modifiied Booths' algorithm multiplication. Partial product bits are formed to create an array having an integer number of rows and columns. An addition of partial product bits of each row is accomplished in pipelined fashion by using an arithmetic machine for each row. Each arithmetic machine is a time multiplexed summer including a plurality of full adders, the number of full adders being proportional to a ratio of the sum and carry bit propagation delays of each of the full adders. In one form, full adders having a carry propagation delay substantially twice as fast as a sum propagation delay are used in the pipelineable structure.Type: GrantFiled: September 14, 1987Date of Patent: June 27, 1989Assignee: Motorola, Inc.Inventor: Tim A. Williams
-
Patent number: 4843390Abstract: An oversampled A/D converter which utilizes digital error correction is provided. In one form, the present invention is used with a sigma delta modulator having a plurality of rank ordered quantization loops, Each quantization loop contains an analog integrator circuit of predetermined gain which is subject to variation, thereby introducing errors. When the product of a reciprocal of the analog integrator gain and the gain of a digital gain stage of a subsequent quantization loop equals one, minimum noise exists in the data conversion. A digital gain control circuit is coupled to the digital gain stage for adjusting the gain of the digital gain stage during a calibration mode to provide minimum noise in the converter, thereby compensating for errors attributable to the analog integrator circuit.Type: GrantFiled: February 24, 1988Date of Patent: June 27, 1989Assignee: Motorola, Inc.Inventors: Nicholas R. van Bavel, Tim A. Williams
-
Patent number: 4796219Abstract: A pipelined multiplier which serially receives a signed input multiplicand and a signed multiplier to generate a signed serial output product is provided. The multiplier utilizes a technique which simplifies the addition of partial product bits by creating a uniform partial product array. Columns of partial product bits are sequentially added in a pipelined structure. Carry bits which are generated during the column addition of partial product bits are delayed in the pipeline and coupled back to the input of the pipeline at the appropriate time for another addition of column bits as product bits are serially outputted. By minimizing delays in the pipeline, multiplication of signed operands of large bit length may be quickly performed.Type: GrantFiled: June 1, 1987Date of Patent: January 3, 1989Assignee: Motorola, Inc.Inventor: Tim A. Williams
-
Patent number: 4737925Abstract: A method which reduces the memory required to store correction factors used in logarithmic addition and subtraction of logarithmic operands. The method is implemented by a circuit which adds a predetermined correction factor to the minimum value of two logarithmic input operands. Correction factors are quantized to single polarity values. Predetermined ranges of magnitude values of the correction factors are selected in which the minimum value of each range is represented by a bias level. As a result of the bias levels, stored representations for the addition and subtraction factors are made much smaller resulting in less memory which is required. An addition of a predetermined bias level to the minimum value is effected simultaneous to addressing a predetermined adjustment factor in the reduced memory. A second addition is required to provide an output which represents either an addition or subtraction of the signed operands.Type: GrantFiled: December 6, 1985Date of Patent: April 12, 1988Assignee: Motorola, Inc.Inventor: Tim A. Williams
-
Patent number: 4734876Abstract: A circuit for receiving a plurality of signed operands which each represent an exponential value to a predetermined base and for selecting one of the operands which results in a maximum value is taught. The circuit has a rank ordered plurality of logic circuits which each receives a predetermined bit of each operand and provides an output bit of the maximum value. The output of the logic circuits is a transcoded output which is a translation value of the maximum value. A sign control circuit receives a sign bit of each signed operand and controls the operation of the logic circuits in response to the values of the input operands.Type: GrantFiled: December 18, 1985Date of Patent: March 29, 1988Assignee: Motorola, Inc.Inventor: Tim A. Williams