Patents by Inventor Timothy J. Koprowski
Timothy J. Koprowski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9715420Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: GrantFiled: January 21, 2015Date of Patent: July 25, 2017Assignee: International Business Machines CorporationInventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, Jr., Patrick M. West, Jr.
-
Patent number: 9588838Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: GrantFiled: June 2, 2016Date of Patent: March 7, 2017Assignee: International Business Machines CorporationInventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, Jr., Patrick M. West, Jr.
-
Publication number: 20160266959Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: ApplicationFiled: June 2, 2016Publication date: September 15, 2016Inventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, Jr., Patrick M. West, Jr.
-
Publication number: 20160210182Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: ApplicationFiled: December 29, 2015Publication date: July 21, 2016Inventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, JR., Patrick M. West, JR.
-
Publication number: 20160211850Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: ApplicationFiled: January 21, 2015Publication date: July 21, 2016Inventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, JR., Patrick M. West, JR.
-
Patent number: 9389955Abstract: An apparatus for comparing strings comprises a first and a second set of input registers, a matrix of comparator circuits wherein rows of the matrix correspond to the first set of input registers and columns of the matrix correspond to the second set of input registers, a set of row control registers wherein each register corresponds to a row of the matrix of the comparator circuits, the matrix of comparator circuits configured to compare data provided by the first set of registers with data provided by the second set of registers according to the row control registers, and an error detection circuit configured to compare results from four comparator circuits corresponding to two adjacent rows and two columns of the matrix of comparator circuits. A method that invokes the above mentioned apparatus is also disclosed herein, along with a computer program product corresponding to the method.Type: GrantFiled: December 29, 2015Date of Patent: July 12, 2016Assignee: International Business Machines CorporationInventors: James R. Cuffney, Timothy J. Koprowski, John G. Rell, Jr., Patrick M. West, Jr.
-
Patent number: 9292398Abstract: Embodiments relate to design-based weighting for logic built-in self-test (LBIST). An aspect includes an integrated circuit development system for implementing design-based weighting for LBIST. The system includes a memory system to create an integrated circuit layout. A processing circuit is coupled to the memory system. The processing circuit is configured to execute integrated circuit development tools to perform a method. The method includes analyzing, by the processing circuit, a plurality of integrated circuit design organizational units to determine preferred weightings of the integrated circuit design organizational units that provide a highest level of failure coverage when applied to a random pattern generator. Based on determining the preferred weightings, the processing circuit creates an integrated circuit layout that includes a plurality of weighted test paths to respectively apply the preferred weightings to the integrated circuit design organizational units.Type: GrantFiled: December 13, 2013Date of Patent: March 22, 2016Assignee: International Business Machines CorporationInventors: Gregory J. Cook, Timothy J. Koprowski, Mary P. Kusko, Cedric Lichtenau
-
Patent number: 9292399Abstract: Embodiments relate to design-based weighting for logic built-in self-test (LBIST). An aspect includes a computer program product for implementing design-based weighting for LBIST. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes analyzing, by the processing circuit, a plurality of integrated circuit design organizational units to determine preferred weightings of the integrated circuit design organizational units that provide a highest level of failure coverage when applied to a random pattern generator. Based on determining the preferred weightings, the processing circuit creates an integrated circuit layout that includes a plurality of weighted test paths to respectively apply the preferred weightings to the integrated circuit design organizational units. The integrated circuit layout is incorporated in a device under test.Type: GrantFiled: September 30, 2014Date of Patent: March 22, 2016Assignee: International Business Machines CorporationInventors: Gregory J. Cook, Timothy J. Koprowski, Mary P. Kusko, Cedric Lichtenau
-
Publication number: 20150169423Abstract: Embodiments relate to design-based weighting for logic built-in self-test (LBIST). An aspect includes a computer program product for implementing design-based weighting for LBIST. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes analyzing, by the processing circuit, a plurality of integrated circuit design organizational units to determine preferred weightings of the integrated circuit design organizational units that provide a highest level of failure coverage when applied to a random pattern generator. Based on determining the preferred weightings, the processing circuit creates an integrated circuit layout that includes a plurality of weighted test paths to respectively apply the preferred weightings to the integrated circuit design organizational units. The integrated circuit layout is incorporated in a device under test.Type: ApplicationFiled: December 13, 2013Publication date: June 18, 2015Applicant: International Business Machines CorporationInventors: Gregory J. Cook, Timothy J. Koprowski, Mary P. Kusko, Cedric Lichtenau
-
Publication number: 20150168489Abstract: Embodiments relate to design-based weighting for logic built-in self-test (LBIST). An aspect includes a computer program product for implementing design-based weighting for LBIST. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes analyzing, by the processing circuit, a plurality of integrated circuit design organizational units to determine preferred weightings of the integrated circuit design organizational units that provide a highest level of failure coverage when applied to a random pattern generator. Based on determining the preferred weightings, the processing circuit creates an integrated circuit layout that includes a plurality of weighted test paths to respectively apply the preferred weightings to the integrated circuit design organizational units. The integrated circuit layout is incorporated in a device under test.Type: ApplicationFiled: September 30, 2014Publication date: June 18, 2015Inventors: Gregory J. Cook, Timothy J. Koprowski, Mary P. Kusko, Cedric Lichtenau
-
Patent number: 6968489Abstract: Flat pseudo random test patterns are provided in combination with weighted pseudo random test patterns so that the weight applied to every latch in a LSSD shift register (SR) chain can be changed on every cycle. This enables integration of on-chip weighted pattern generation with either internal or external weight set selection. WRP patterns are generated by a tester either externally or internally to a device under test (DUT) and loaded via the shift register inputs (SRIs or WPIs) into the chip's shift register latches (SRLs). A test (or LSSD tester loop sequence) includes loading the SRLs in the SR chains with a WRP, pulsing the appropriate clocks, and unloading the responses captured in the SRLs into the multiple input signature register (MISR). Each test can then be applied multiple times for each weight set, with the weight-set assigning a weight factor or probability to each SRL.Type: GrantFiled: January 23, 2002Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: Franco Motika, Timothy J. Koprowski
-
Publication number: 20040230882Abstract: Pseudo-Random Controls are added to an LBIST design which allow for the system clock sequence, scan (A/B) clock sequence, PRPG weighting and PRPG clock gating to vary during the LBIST test. An LFSR is added to the LBIST control logic to generate pseudo-random data that is multiplexed with the existing fixed value control parameters. Weight logic is also added to the LFSR output which gives certain control parameter settings a higher probability of occuring during the LBIST test.Type: ApplicationFiled: May 12, 2003Publication date: November 18, 2004Applicant: International Business Machines CorporationInventors: William V. Huott, Timothy J. Koprowski, Peilin Song
-
Patent number: 6816990Abstract: LBIST and weighted LBIST tests are performed simultaneously on different portions of the tested object. This new test methodology and design change achieves the same test coverage and test time as the traditional test strategy with dramatic power reduction during test. It can be applied at wafer, chip, MCM, and system levels of test. Most importantly, it does not need new tools for support. Current test software will work as it does with the traditional test strategy. Scheduling the LBIST and weighted LBIST tests in the same test session reduces the overall power consumption because weighted LBIST testing consumes much less power than flat LBIST testing. In the same test session, if some parts of the logic is tested using weighted LBIST while the others were tested using LBIST, the power consumed by the circuit element at any given time is reduced.Type: GrantFiled: January 28, 2002Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: Peilin Song, Timothy J. Koprowski, Ulrich Baur, Franco Motika
-
Patent number: 6708305Abstract: Deterministic random Logic Built In Self Test (LBIST) is disclosed that applies Deterministic Stored Pattern Tests (DSPTs) by using random LBIST. Basically, the present invention selects the appropriate pseudorandom pattern for use with a scan cycle that needs care bits. The scan cycle may be a current or future scan cycle. In particular, the present invention determines care bits for a particular scan cycle. A pseudorandom pattern is generated that is then aligned with the particular scan cycle. If the pseudorandom pattern contains the care bits, with the correct values and in the proper positions within the pattern, this alignment tests one or more logic devices.Type: GrantFiled: October 18, 2000Date of Patent: March 16, 2004Assignee: International Business Machines CorporationInventors: L. Owen Farnsworth, Brion L. Keller, Bernd K. Koenemann, Timothy J. Koprowski, Thomas J. Snethen, Donald L. Wheater
-
Patent number: 6671838Abstract: An exemplary embodiment of the invention is a built-in self-test (BIST) method and apparatus for testing the logic circuits on an integrated circuit. Random test pattern data is generated by a random pattern generator. A random resistant fault analysis (RRFA) program is used to determine the weighting requirements, on a per channel basis, for testing the logic circuits. The weighting requirements from the RRFA program are applied to the random test pattern data resulting in weighted test pattern data. The weighted test pattern data is then programmably applied to the scan chain.Type: GrantFiled: September 27, 2000Date of Patent: December 30, 2003Assignee: International Business Machines CorporationInventors: Timothy J. Koprowski, Mary P. Kusko, Lawrence K. Lange, Bryan J. Robbins
-
Patent number: 6629281Abstract: This invention describes a method and apparatus, contained within an integrated circuit, for isolating failure by precisely controlling the number of clocks applied during built-in self-test (BIST). A programmable clock counter, on the integrated circuit, stores a specified number of clock cycles and sends a signal to stop a BIST engine once the specified number of clock cycles have been generated. The intermediate results can then be mapped bit by bit in order to isolate the cause of failure.Type: GrantFiled: September 26, 2000Date of Patent: September 30, 2003Assignee: International Business Machines CorporationInventors: Timothy G. McNamara, William V. Huott, Timothy J. Koprowski
-
Patent number: 6629280Abstract: An exemplary embodiment of the invention is a method and apparatus for delaying the start of an array built-in self-test (ABIST) until after the ABIST memory arrays have been started. The length of the delay is determined by the value in a programmable delay located on the integrated circuit. The initiation of the ABIST test is delayed by the time specified in the programmable delay.Type: GrantFiled: September 25, 2000Date of Patent: September 30, 2003Assignee: International Business Machines CorporationInventors: Timothy J. Koprowski, William V. Huott, Timothy G. McNamara, Pradip Patel
-
Publication number: 20030145263Abstract: LBIST and weighted LBIST tests are performed simultaneously on different portions of the tested object. This new test methodology and design change achieves the same test coverage and test time as the traditional test strategy with dramatic power reduction during test. It can be applied at wafer, chip, MCM, and system levels of test. Most importantly, it does not need new tools for support. Current test software will work as it does with the traditional test strategy. Scheduling the LBIST and weighted LBIST tests in the same test session reduces the overall power consumption because weighted LBIST testing consumes much less power than flat LBIST testing. In the same test session, if some parts of the logic is tested using weighted LBIST while the others were tested using LBIST, the power consumed by the circuit element at any given time is reduced.Type: ApplicationFiled: January 28, 2002Publication date: July 31, 2003Applicant: International Business Machines CorporationInventors: Peilin Song, Timothy J. Koprowski, Ulrich Baur, Franco Motika
-
Publication number: 20030140293Abstract: Test apparatus provides both flat pseudo random test patterns in combination with weighted pseudo random test patterns that the weight applied to every latch in the LSSD chain can be changed on every cycle. This apparatus fully integrates on-chip weighted pattern generation with either internal or external weight set selection. With WRP test technology, the WRP patterns are generated by the tester either externally or internally to the DUT and loaded via the shift register inputs (SRIs or WPIs) into the chip's shift register latches (SRLs). A test (or LSSD tester loop sequence) includes loading the SRLs in the SR chains with a WRP, pulsing the appropriate clocks, and unloading the responses captured in the SRLs into the multiple input signature register (MISR). Each test can then be applied multiple times for each weight set, with the weight-set assigning a weight factor or probability to each SRL.Type: ApplicationFiled: January 23, 2002Publication date: July 24, 2003Applicant: International Business Machines CorporationInventors: Franco Motika, Timothy J. Koprowski
-
Patent number: 6442720Abstract: The present invention can include a method and system for testing IC chips, including the steps of performing a binary search to a first failing pattern, determining a failing sink latch, performing a back cone trace to determine all source latches, determining source latch logic states, positioning the source latch logic states in a scan chain, exercising a chip scan path by applying logic transitions on the source latches in the absence of a system L1 clock, and observing an exercised failing circuit. The invention can include the use of PICA techniques to observe the exercised failing circuit. In another embodiment, the invention can include using LBIST or a WRP technique to search for the failing pattern. In yet another it includes the step of using an algorithm to exercise the exercised failing circuit.Type: GrantFiled: June 4, 1999Date of Patent: August 27, 2002Assignee: International Business Machines CorporationInventors: Timothy J. Koprowski, Mary P. Kusko, Richard F. Rizzolo, Peilin Song