Patents by Inventor Timothy Thurgate
Timothy Thurgate has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080153223Abstract: The present invention pertains to a system method of forming at least a portion of a dual bit memory core array upon a semiconductor substrate, the method comprising forming adjacent first memory cell process assemblies; comprising a charge trapping dielectric, a first polysilicon layer and defining a first bitline opening there between, forming first polysilicon layer features over the charge trapping dielectric layer, depositing a layer of second spacer material over the charge trapping dielectric and the first polysilicon layer features, forming a sidewall spacer adjacent to the charge trapping dielectric and the first polysilicon layer features to define a second bitline opening between the adjacent memory cells, performing a bitline implant, or pocket implants, or both into the bitline opening to establish buried bitlines within the substrate having respective bitline widths that are narrower than the respective widths of the first bitline openings, removing the sidewall spacers, and performing back endType: ApplicationFiled: March 16, 2007Publication date: June 26, 2008Inventors: Zhizheng Liu, Shankar Sinha, Timothy Thurgate, Ming-Sang Kwan
-
Publication number: 20080153274Abstract: A method of forming at least a portion of a dual bit memory core array upon a semiconductor substrate, the method comprising performing front end processing, performing a first bitline implant, or pocket implants, or both into the first bitline spacings to establish buried first bitlines within the substrate, depositing a layer of the spacer material over the charge trapping dielectric and the polysilicon layer features, forming a sidewall spacer adjacent to the charge trapping dielectric and the polysilicon layer features to define second bitline spacings between adjacent memory cells, performing a deep arsenic implant into the second bitline spacings to establish a second bitline within the structure that is deeper than the first bit line, removing the sidewall spacers and performing back end processing.Type: ApplicationFiled: December 26, 2006Publication date: June 26, 2008Inventors: Timothy Thurgate, Yi He, Ming-Sang Kwan, Zhizheng Liu, Xuguang Wang
-
Publication number: 20080135913Abstract: A memory device includes a group of memory cells formed on a substrate, each memory cell including a source region and a drain region formed in the substrate. The memory device also includes a protection layer formed on top surfaces of the source regions and the drain regions, and on side surfaces of the group of memory cells.Type: ApplicationFiled: December 7, 2006Publication date: June 12, 2008Applicant: Spansion LLCInventors: Rinji Sugino, Timothy Thurgate, Jean Yee-Mei Yang, Michael Brennan
-
Publication number: 20080064165Abstract: Dual storage node memory devices and methods for fabricating dual storage node memory devices have been provided. In accordance with an exemplary embodiment, a method includes the steps of etching a plurality of trenches in a semiconductor substrate and forming a layered structure within the trenches. The layered structure includes a tunnel dielectric layer and a charge storage layer. Bit lines are formed within the semiconductor substrate and a layer of conductive material is deposited overlying the layered structure.Type: ApplicationFiled: September 8, 2006Publication date: March 13, 2008Inventors: Unsoon Kim, Kyunghoon Min, Ning Cheng, Hiroyuki Kinoshita, Sugino Rinji, Timothy Thurgate, Angela Hui, Jihwan Choi, Chi Chang
-
Patent number: 7301193Abstract: According to one exemplary embodiment, a floating gate memory cell comprises a stacked gate structure situated on a substrate and situated over a channel region in the substrate. The floating gate memory cell further comprises a recess formed in the substrate adjacent to the stacked gate structure, where the recess has a sidewall, a bottom, and a depth. According to this exemplary embodiment, the floating gate memory cell further comprises a source situated adjacent to the sidewall of the recess and under the stacked gate structure. The floating gate memory cell further comprises a Vss connection region situated under the bottom of the recess and under the source, where the Vss connection region is connected to the source. The Vss connection region being situated under the bottom of the recess causes the source to have a reduced lateral diffusion in the channel region.Type: GrantFiled: January 22, 2004Date of Patent: November 27, 2007Assignee: Spansion LLCInventors: Shenqing Fang, Timothy Thurgate, Kuo-Tung Chang, Richard Fastow, Angela T. Hui, Kazuhiro Mizutani, Kelwin Ko, Hiroyuki Kinoshita, Yu Sun, Hiroyuki Ogawa
-
Publication number: 20070247907Abstract: A flash memory system configured in accordance with an example embodiment of the invention employs a virtual ground array architecture. During programming operations, target memory cells are biased with a negative substrate bias voltage to reduce or eliminate leakage current that might otherwise conduct through the target memory cells. The negative substrate bias voltage also reduces the occurrence of program disturbs in cells adjacent to target cells by extending the depletion region deeper below the bit line that corresponds to the drain of the target device. The negative substrate bias voltage may also be applied to target memory cells during verification operations (program verify, soft program verify, erase verify) to reduce or eliminate leakage current that might otherwise introduce error in the verification operations.Type: ApplicationFiled: April 5, 2006Publication date: October 25, 2007Inventors: Kuo-Tung Chang, Timothy Thurgate
-
Patent number: 7067381Abstract: Embodiments of the present invention include a method for manufacturing a transistor comprising forming a gate conductor above a semiconductor substrate; forming a lightly doped implant region within the substrate, wherein the lightly doped implant region is substantially on the source side of the transistor; and forming a counter doping implant region within the substrate, wherein the counter-doping implant region is substantially on the drain side and wherein the counter-doping reduces the net channel impurity concentration on the drain side.Type: GrantFiled: August 6, 2003Date of Patent: June 27, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Nga-Ching Wong
-
Patent number: 7049188Abstract: A lateral doped channel. A first doping material is implanted substantially vertically into a region adjacent to a gate structure. A diffusion process diffuses the first doping material into a channel region beneath the gate structure. A second doping material is implanted substantially vertically into the region adjacent to a gate structure. The second implantation forms source/drain regions and may terminate the channel region. The channel region thus comprises a laterally non-uniform doping profile which beneficially mitigates the short channel effect and is highly advantageous as compensation for manufacturing process variations in channel length.Type: GrantFiled: November 26, 2002Date of Patent: May 23, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Nga-Ching Wong, Timothy Thurgate, Sameer S. Haddad
-
Patent number: 7009271Abstract: A semiconductor memory device provides non-volatile memory with a memory array having an alternating Vss interconnection. Using the alternating Vss interconnection, a low implant dosage is added to a region proximate to the lower areas of an STI region, such as beneath the STI region, to ameliorate the problem of low Vss conductivity by providing an adequate number of multiple current paths over several Vss lines. However, non-adjacent STI regions, rather than adjacent STI region, receive the implant. Alternating Vss lines are interconnected by thus implanting under every other STI region. This alternating Vss interconnection imparts an adequately high Vss conductivity, yet without diffusion areas merging to isolate the associated memory device or contaminating the drains and maintains scalability.Type: GrantFiled: April 13, 2004Date of Patent: March 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Richard Fastow
-
Patent number: 6963106Abstract: According to one exemplary embodiment, a method for fabricating a floating gate memory array comprises a step of removing a dielectric material from an isolation region situated in a substrate to expose a trench, where the trench is situated between a first source region and a second source region, where the trench defines sidewalls in the substrate. The method further comprises implanting an N type dopant in the first source region, the second source region, and the sidewalls of the trench, where the N type dopant forms an N+ type region. The method further comprises implanting a P type dopant in the first source region, the second source region, and the sidewalls of the trench, where the P type dopant forms a P type region, and where the P type region is situated underneath the N+ type region.Type: GrantFiled: May 4, 2004Date of Patent: November 8, 2005Assignee: Spansion LLCInventors: Richard Fastow, Yue-Song He, Kazuhiro Mizutani, Timothy Thurgate
-
Publication number: 20050164450Abstract: According to one exemplary embodiment, a floating gate memory cell comprises a stacked gate structure situated on a substrate and situated over a channel region in the substrate. The floating gate memory cell further comprises a recess formed in the substrate adjacent to the stacked gate structure, where the recess has a sidewall, a bottom, and a depth. According to this exemplary embodiment, the floating gate memory cell further comprises a source situated adjacent to the sidewall of the recess and under the stacked gate structure. The floating gate memory cell further comprises a Vss connection region situated under the bottom of the recess and under the source, where the Vss connection region is connected to the source. The Vss connection region being situated under the bottom of the recess causes the source to have a reduced lateral diffusion in the channel region.Type: ApplicationFiled: January 22, 2004Publication date: July 28, 2005Inventors: Shenqing Fang, Timothy Thurgate, Kuo-Tung Chang, Richard Fastow, Angela Hui, Kazuhiro Mizutani, Kelwin Ko, Hiroyuki Kinoshita, Yu Sun, Hiroyuki Ogawa
-
Patent number: 6911704Abstract: A memory cell array comprises a two dimensional array of memory cells fabricated on a semiconductor substrate. The memory cells are arranged in a plurality of rows and a plurality columns. Each column of memory cells comprising a plurality of alternating channel regions and source/drain regions. A conductive interconnect is positioned above each source/drain region and coupled to only one other source/drain region. The one other source/drain region is in a second column that is adjacent to the column. The conductive interconnects are positioned such that every other conductive interconnect connects to the adjacent column to a right side of the column and every other conductive interconnect connects to adjacent column to the left side of the column. A plurality of source/drain control lines extends between adjacent columns of memory cells and electrically couples to each conductive interconnect that couples between the adjacent columns.Type: GrantFiled: October 14, 2003Date of Patent: June 28, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Mark W. Randolph, Sameer S. Haddad, Timothy Thurgate, Richard Fastow
-
Patent number: 6908816Abstract: Embodiments of the present invention relate to a method for fabricating a Vss line in a memory device, which comprises: forming a plurality of memory cells above a semiconductor substrate, forming a channel between two of the memory cells, forming an oxide/nitride/oxide stack above the memory cells and the channel, removing a portion of the oxide/nitride/oxide stack between the memory cells to expose the semiconductor substrate, removing the oxide/nitride/oxide stack above the gates of the memory cells, forming a plurality of source regions in the substrate between the memory cells, forming a poly-silicon layer above the memory cells and the channel to connect to the source regions, and removing a sufficient portion of the poly-silicon layer to form a Vss line.Type: GrantFiled: October 28, 2003Date of Patent: June 21, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Nga-Ching Wong
-
Publication number: 20050077567Abstract: A memory cell array comprises a two dimensional array of memory cells fabricated on a semiconductor substrate. The memory cells are arranged in a plurality of rows and a plurality columns. Each column of memory cells comprising a plurality of alternating channel regions and source/drain regions. A conductive interconnect is positioned above each source/drain region and coupled to only one other source/drain region. The one other source/drain region is in a second column that is adjacent to the column. The conductive interconnects are positioned such that every other conductive interconnect connects to the adjacent column to a right side of the column and every other conductive interconnect connects to adjacent column to the left side of the column. A plurality of source/drain control lines extends between adjacent columns of memory cells and electrically couples to each conductive interconnect that couples between the adjacent columns.Type: ApplicationFiled: October 14, 2003Publication date: April 14, 2005Inventors: Mark Randolph, Sameer Haddad, Timothy Thurgate, Richard Fastow
-
Patent number: 6773990Abstract: According to one exemplary embodiment, a method for fabricating a floating gate memory array comprises a step of removing a dielectric material from an isolation region situated in a substrate to expose a trench, where the trench is situated between a first source region and a second source region, where the trench defines sidewalls in the substrate. The method further comprises implanting an N type dopant in the first source region, the second source region, and the sidewalls of the trench, where the N type dopant forms an N+ type region. The method further comprises implanting a P type dopant in the first source region, the second source region, and the sidewalls of the trench, where the P type dopant forms a P type region, and where the P type region is situated underneath the N+ type region.Type: GrantFiled: May 3, 2003Date of Patent: August 10, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Richard Fastow, Yue-Song He, Kazuhiro Mizutani, Timothy Thurgate
-
Patent number: 6770938Abstract: An ESD protection device is provided for an integrated circuit. The ESD protection device includes a power supply clamp device formed from a diode and coupled between a first power supply VCC and a second power supply VSS. An input protection device is also provided which is formed from a diode coupled between an input pad and the first power supply and a second diode coupled between the input pad and a second power supply. The diodes have an adjusted reverse breakdown voltage that is higher than the voltage supply VCC used to power the peripheral circuitry that drives circuitry within a core of the integrated circuit. The adjusted reverse breakdown voltage is also lower than the breakdown voltage of gate oxide layers used within the peripheral circuitry.Type: GrantFiled: January 16, 2002Date of Patent: August 3, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Michael Fliesler, Mark Ramsbey, Mark Randolph, Ian Morgan, Timothy Thurgate, Paohua Kuo, David M. Rogers
-
Publication number: 20040102026Abstract: A lateral doped channel. A first doping material is implanted substantially vertically into a region adjacent to a gate structure. A diffusion process diffuses the first doping material into a channel region beneath the gate structure. A second doping material is implanted substantially vertically into the region adjacent to a gate structure. The second implantation forms source/drain regions and may terminate the channel region. The channel region thus comprises a laterally non-uniform doping profile which beneficially mitigates the short channel effect and is highly advantageous as compensation for manufacturing process variations in channel length.Type: ApplicationFiled: November 26, 2002Publication date: May 27, 2004Inventors: Nga-Ching Wong, Timothy Thurgate, Sameer S. Haddad
-
Patent number: 6653189Abstract: One aspect of the present invention relates to a method of making a flash memory cell, involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines; removing the self-aligned source mask from the substrate; forming a MDD mask over the substrate, the MDD mask covering the source lines and having openings corresponding to drain lines; and implanting a medium dosage drain implant of a second type to form a drain region in the substrate adjacent the flash memory cell.Type: GrantFiled: October 30, 2000Date of Patent: November 25, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Sameer Haddad, Yue-song He, Timothy Thurgate, Chi Chang, Mark W. Randolph, Ngaching Wong
-
Source side boron implanting and diffusing device architecture for deep sub 0.18 micron flash memory
Patent number: 6524914Abstract: One aspect of the present invention relates to a method of making a flash memory cell involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines; removing the self-aligned source mask from the substrate; cleaning the substrate; and implanting a medium dosage drain implant of a second type to form a source region and a drain region in the substrate adjacent the flash memory cell.Type: GrantFiled: October 30, 2000Date of Patent: February 25, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Yue-song He, Sameer Haddad, Timothy Thurgate, Chi Chang -
Patent number: 6518072Abstract: A method of manufacturing a flash memory device with a controllable amount of gate edge lifting including etching the ends of the tunnel oxide forming a cavity at each end of the tunnel oxide and anisotropically depositing and etching an oxide to form spacers on the sides of the gate stack. The spacers have a predetermined thickness that controls the amount of gate edge lifting. The predetermined thickness is determined during a characterization procedure that can be a computer modeling procedure or it can be determined empirically.Type: GrantFiled: January 3, 2000Date of Patent: February 11, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Carl Robert Huster, Daniel Sobek, Timothy Thurgate, Sameer S. Haddad