Patents by Inventor Todd P. Lukanc
Todd P. Lukanc has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9064078Abstract: A method of designing an optical photomask includes providing a target pattern, correcting the target pattern with an OPC model, adjusting the target pattern and/or the OPC model, and correcting a first corrected pattern. The target pattern indicates a target shape of a pre-pattern opening in a photoresist layer on a semiconductor substrate. Correcting the target pattern includes using an optical proximity correction (OPC) model to generate OPC output information that includes edge placement error (EPE) information, a first corrected pattern, and/or a simulated contour of the pre-pattern opening. Adjusting the target pattern and/or the OPC model includes adjusting with OPC based adjustments that are based on the OPC output information. Correcting the first corrected pattern includes using the OPC model in response to the OPC based adjustments to generate a second corrected pattern.Type: GrantFiled: July 30, 2013Date of Patent: June 23, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Piyush Verma, Todd P. Lukanc
-
Publication number: 20150040078Abstract: A method of designing an optical photomask includes providing a target pattern, correcting the target pattern with an OPC model, adjusting the target pattern and/or the OPC model, and correcting a first corrected pattern. The target pattern indicates a target shape of a pre-pattern opening in a photoresist layer on a semiconductor substrate. Correcting the target pattern includes using an optical proximity correction (OPC) model to generate OPC output information that includes edge placement error (EPE) information, a first corrected pattern, and/or a simulated contour of the pre-pattern opening. Adjusting the target pattern and/or the OPC model includes adjusting with OPC based adjustments that are based on the OPC output information. Correcting the first corrected pattern includes using the OPC model in response to the OPC based adjustments to generate a second corrected pattern.Type: ApplicationFiled: July 30, 2013Publication date: February 5, 2015Applicant: GLOBALFOUNDRIES, Inc.Inventors: Piyush VERMA, Todd P. LUKANC
-
Patent number: 7657864Abstract: A method of selecting a plurality of lithography process parameters for patterning a layout on a wafer includes simulating how the layout will print on the wafer for a plurality of resolution enhancement techniques (RETs), where each RET corresponds to a plurality of lithography process parameters. For each RET, the edges of structures within the simulated layout can be classified based on manufacturability. RETs that provide optimal manufacturability can be selected. In this manner, the simulation tool can be used to determine the optimal combination of scanner setup and reticle type for minimizing the variation in wafer critical dimension (CD).Type: GrantFiled: April 30, 2007Date of Patent: February 2, 2010Assignee: Globalfoundries Inc.Inventors: Cyrus E. Tabery, Todd P. Lukanc, Chris Haidinyak, Luigi Capodieci, Carl P. Babcock, Hung-eil Kim, Christopher A. Spence
-
Patent number: 7543256Abstract: A method includes providing an initial IC device design, which design has a desired set of electrical characteristics. A layout representation corresponding to the initial device design is generated. A simulation tool is used to determine whether the layout representation corresponds to an IC device design having the desired electrical characteristics. In addition, the variation between structures within IC device designed due to process variations is evaluated using the simulation tool. This variation can be used to determine whether the design is optimized.Type: GrantFiled: March 1, 2004Date of Patent: June 2, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Cyrus E. Tabery, Luigi Capodieci, Carl Babcock, Hung-Eil Kim, Christopher A. Spence, Chris Haidinyak
-
Patent number: 7368225Abstract: There is provided a method of making plurality of features in a first layer. A photoresist layer is formed over the first layer. Dense regions in the photoresist layer are exposed through a first mask under a first set of illumination conditions. Isolated regions in the photoresist layer are exposed through a second mask different from the first mask under a second set of illumination conditions different from the first set of illumination conditions. The exposed photoresist layer is patterned and then the first layer is patterned using the patterned photoresist layer as a mask.Type: GrantFiled: August 24, 2004Date of Patent: May 6, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Ramkumar Subramanian, Scott A. Bell, Todd P. Lukanc, Marina V. Plat, Uzodinma Okoroanyanwu, Hung-Eil Kim
-
Patent number: 7313769Abstract: A method of producing a layout representation corresponding to an integrated circuit (IC) device design can include generating an initial layout representation in accordance with a predetermined set of design rules and simulating how structures within the initial layout representation will pattern on a wafer. Based on the simulation, portions of the layout representation, which include structures demonstrating poor manufacturability and/or portions of the layout representation in which extra manufacturability margin is present, can be identified. Portions of the layout representation including structures demonstrating poor manufacturability and/or in which extra manufacturability margin is present can be modified to optimize the layout representation.Type: GrantFiled: March 1, 2004Date of Patent: December 25, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Cyrus E. Tabery, Luigi Capodieci, Carl Babcock, Hung-Eil Kim, Christopher A. Spence, Chris Haidinyak
-
Patent number: 7269804Abstract: A method of selecting a plurality of lithography process parameters for patterning a layout on a wafer includes simulating how the layout will print on the wafer for a plurality of resolution enhancement techniques (RETs), where each RET corresponds to a plurality of lithography process parameters. For each RET, the edges of structures within the simulated layout can be classified based on manufacturability. RETs that provide optimal manufacturability can be selected. In this manner, the simulation tool can be used to determine the optimal combination of scanner setup and reticle type for minimizing the variation in wafer critical dimension (CD).Type: GrantFiled: April 2, 2004Date of Patent: September 11, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Cyrus E. Tabery, Todd P. Lukanc, Chris Haidinyak, Luigi Capodieci, Carl P. Babcock, Hung-eil Kim, Christopher A. Spence
-
Patent number: 7207017Abstract: A method of generating a metrology recipe includes identifying regions of interest within a device layout. A coordinate list, which corresponds to the identified regions of interest, can be provided and used to create a clipped layout, which can be represented by a clipped layout data file. The clipped layout data file and corresponding coordinate list can be provided and converted into a metrology recipe for guiding one or more metrology instruments in testing a processed wafer and/or reticle. The experimental metrology results received in response to the metrology request can be linked to corresponding design data and simulation data and stored in a queriable database system.Type: GrantFiled: June 10, 2004Date of Patent: April 17, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Cyrus Tabery, Chris Haidinyak, Todd P. Lukanc, Luigi Capodieci, Carl P. Babcock, Hung-eil Kim, Christopher A. Spence
-
Patent number: 7194725Abstract: A method of producing design rules including generating a plurality of parametrically varying geometric layouts and simulating how each geometric layout will pattern on a wafer. Edges of structures within the simulated geometric layouts can be classified based on manufacturability and design rules can be created to disallow layouts demonstrating poor manufacturability.Type: GrantFiled: April 2, 2004Date of Patent: March 20, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Cyrus E. Tabery, Luigi Capodieci, Carl Babcock, Hung-eil Kim, Christopher A. Spence, Chris Haidinyak
-
Patent number: 7108946Abstract: Methods of fabricating an integrated circuit on a wafer using dual mask exposure lithography is disclosed. Improved mask image alignment between a first mask image and a second mask image of a dual mask exposure technique can be achieved by aligning the second mask image to a latent image created by an exposure using the first mask image.Type: GrantFiled: January 12, 2004Date of Patent: September 19, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Sarah N. McGowan, Bhanwar Singh, Joerg Reiss
-
Patent number: 7076750Abstract: A method of checking a computer generated circuit layout involves selecting vias with at least an edge coincident to an edge of a metal line. Once vias are selected, based upon whether a via touches an edge of a metal line, information regarding the distance between metal lines is determined. Metal lines are resized in the vicinity of a via with an edge touching an edge of a metal line in order to effect a complete connection between the metal line and the via in a manufactured integrated circuit taking into account the information regarding the distance between metal lines. Resized metal lines do not impact metal lines adjacent to the edge that a via was touching because adjacent metal lines are resized to account for a too small separation distance if necessary.Type: GrantFiled: February 6, 2001Date of Patent: July 11, 2006Assignee: Advanced Micro Devices, Inc.Inventor: Todd P. Lukanc
-
Patent number: 7071085Abstract: The invention includes an apparatus and a method of manufacturing such apparatus including the steps of: forming a layer to be patterned, forming a photosensitive layer over the layer to be patterned, patterning the photosensitive layer to form a pattern including a horizontal line and a vertical line without a space therebetween, transferring the pattern to the layer to be patterned, forming a second photosensitive layer over the pattern, patterning the second photosensitive layer to form a second pattern including a space aligned between the horizontal line and the vertical line, and transferring the second pattern to the layer to be patterned to form a third pattern including a horizontal line and a vertical line with a space therebetween, the space including a width dimension achievable at a resolution limit of lithography.Type: GrantFiled: May 25, 2004Date of Patent: July 4, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Luigi Capodieci, Christopher A. Spence, Joerg Reiss, Sarah N. McGowan
-
Patent number: 7027130Abstract: A system and method for generating an illumination intensity profile of an illuminator that forms part of a projection lithography system. Radiation from the illuminator is projected towards an illumination profile mask having a plurality of apertures such that each aperture passes a distinct portion of the radiation. The intensity of each of the distinct portions of radiation is detected and assembled to form the illumination intensity profile.Type: GrantFiled: April 28, 2004Date of Patent: April 11, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Christopher A. Spence, Todd P. Lukanc, Luigi Capodieci, Joerg Reiss, Sarah N. McGowan
-
Patent number: 7015148Abstract: The invention is a method of manufacturing a semiconductor device and such semiconductor device. The semiconductor device includes an integrated circuit pattern including a horizontal line, a vertical line and a space therebetween, the space including a precise width dimension.Type: GrantFiled: May 25, 2004Date of Patent: March 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Luigi Capodieci, Christopher A. Spence, Joerg Reiss, Sarah N. McGowan
-
Patent number: 6995433Abstract: A microdevice for forming a part of an integrated circuit and method for fabricating are disclosed. The microdevice can include a first conductive region and a second conductive region having a channel region interposed therebetween. The mircodevice has a channel region controlling component disposed over the channel region and separated therefrom by at least one dielectric layer. The channel region controlling component has a non-linear structural characteristic derived from a non-linear structural characteristic of a photo resist feature used as an etch mask for the channel region controlling component.Type: GrantFiled: March 2, 2004Date of Patent: February 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Sarah N. McGowan, Luigi Capodieci, Bhanwar Singh, Joerg Reiss
-
Patent number: 6974652Abstract: A photomask for use in a lithographic process and a method of making a photomask are disclosed. A mask blank including a substrate, a sacrificial conductive layer disposed over the substrate and a radiation shielding layer disposed over the sacrificial conductive layer can be provided. Structures are then formed from the radiation shielding layer to define a pattern. Measurement of parameters associated with the structures are made with a measurement tool and, during the measuring, the sacrificial conductive layer provides a conductive plane to dissipate charge transferred to the mask by the measurement tool.Type: GrantFiled: November 3, 2003Date of Patent: December 13, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Luigi Capodieci, Bhanwar Singh, Christopher A. Spence
-
Patent number: 6818358Abstract: An exemplary Full Phase patterning method involves patterning gates to increase process margins from conventional methods. This technique can define all poly patterns with a phase mask, using only a field or trim mask to resolve conflicts in the phase mask. The trim mask exposes a series of lines that either separates the different phase areas where patterns not desired or minimizes the range of sizes of the phase patterns next to a critical gate area.Type: GrantFiled: December 11, 2001Date of Patent: November 16, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Christopher A. Spence
-
Patent number: 6803178Abstract: There is provided a method of making plurality of features in a first layer. A photoresist layer is formed over the first layer. Dense regions in the photoresist layer are exposed through a first mask under a first set of illumination conditions. Isolated regions in the photoresist layer are exposed through a second mask different from the first mask under a second set of illumination conditions different from the first set of illumination conditions. The exposed photoresist layer is patterned and then the first layer is patterned using the patterned photoresist layer as a mask.Type: GrantFiled: June 25, 2001Date of Patent: October 12, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Ramkumar Subramanian, Scott A. Bell, Todd P. Lukanc, Marina V. Plat, Uzodinma Okoroanyanwu, Hung-Eli Kim
-
Patent number: 6797438Abstract: A technique in which a first boundary region is added to the ends of phase zero (0) pattern defining polygons and a second boundary region is added to the ends of phase 180 pattern. This technique can improve line end pattern definition and improve the manufacturability and patterning process window. The added boundary region balances the light on both sides of the line ends, resulting in a more predictable final resist pattern.Type: GrantFiled: December 11, 2001Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Christopher A. Spence
-
Patent number: 6768204Abstract: The present invention provides for improved alignment of an opening in a lower dielectric layer with an opening in an upper dielectric layer. This improved alignment is beneficial as it improves the functionality of devices with dual damascene material arrangements, as normal misalignments do not deem the devices inferior or non-functional. Further, the present invention is beneficial as it allows for a designer, such as a microprocessor designer, to depend on more predictable conductive characteristics of contacts between a first conductive region and a second conductive region.Type: GrantFiled: April 5, 2001Date of Patent: July 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Todd P. Lukanc, Fei Wang, Darrell M. Erb