Patents by Inventor Todd R. Abbott
Todd R. Abbott has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8685625Abstract: A photoresist processing method includes treating a substrate with a sulfur-containing substance. A positive-tone photoresist is applied on and in contact with the treated substrate. The method includes selectively exposing a portion of the photoresist to actinic energy and developing the photoresist to remove the exposed portion and to form a photoresist pattern on the substrate. The treating with a sulfur-containing substance reduces an amount of residual photoresist intended for removal compared to an amount of residual photoresist that remains without the treating.Type: GrantFiled: September 19, 2012Date of Patent: April 1, 2014Assignee: Micron Technology, Inc.Inventors: Kevin J. Torek, Todd R. Abbott, Sandra Tagg, Amy Weatherly
-
Patent number: 8482047Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: September 10, 2012Date of Patent: July 9, 2013Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, Homer M. Manning
-
Patent number: 8389360Abstract: DRAM cell arrays having a cell area of less than about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is non-orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: May 17, 2011Date of Patent: March 5, 2013Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Publication number: 20130017494Abstract: A photoresist processing method includes treating a substrate with a sulfur-containing substance. A positive-tone photoresist is applied on and in contact with the treated substrate. The method includes selectively exposing a portion of the photoresist to actinic energy and developing the photoresist to remove the exposed portion and to form a photoresist pattern on the substrate. The treating with a sulfur-containing substance reduces an amount of residual photoresist intended for removal compared to an amount of residual photoresist that remains without the treating.Type: ApplicationFiled: September 19, 2012Publication date: January 17, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Kevin J. Torek, Todd R. Abbott, Sandra Tagg, Amy Weatherly
-
Publication number: 20130001663Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: ApplicationFiled: September 10, 2012Publication date: January 3, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd R. Abbott, Homer M. Manning
-
Patent number: 8283112Abstract: A photoresist processing method includes treating a substrate with a sulfur-containing substance. A positive-tone photoresist is applied on and in contact with the treated substrate. The method includes selectively exposing a portion of the photoresist to actinic energy and developing the photoresist to remove the exposed portion and to form a photoresist pattern on the substrate. The treating with a sulfur-containing substance reduces an amount of residual photoresist intended for removal compared to an amount of residual photoresist that remains without the treating.Type: GrantFiled: June 17, 2011Date of Patent: October 9, 2012Assignee: Micron Technology, Inc.Inventors: Kevin J. Torek, Todd R. Abbott, Sandra Tagg, Amy Weatherly
-
Patent number: 8274106Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: June 27, 2011Date of Patent: September 25, 2012Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, H. Montgomery Manning
-
Publication number: 20110254067Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: ApplicationFiled: June 27, 2011Publication date: October 20, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd R. Abbott, Homer M. Manning
-
Publication number: 20110244404Abstract: A photoresist processing method includes treating a substrate with a sulfur-containing substance. A positive-tone photoresist is applied on and in contact with the treated substrate. The method includes selectively exposing a portion of the photoresist to actinic energy and developing the photoresist to remove the exposed portion and to form a photoresist pattern on the substrate. The treating with a sulfur-containing substance reduces an amount of residual photoresist intended for removal compared to an amount of residual photoresist that remains without the treating.Type: ApplicationFiled: June 17, 2011Publication date: October 6, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Kevin J. Torek, Todd R. Abbott, Sandra Tagg, Amy Weatherly
-
Publication number: 20110217819Abstract: DRAM cell arrays having a cell area of less than about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is non-orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: ApplicationFiled: May 17, 2011Publication date: September 8, 2011Inventor: Todd R. Abbott
-
Patent number: 7989866Abstract: DRAM cell arrays having a cell area of about 4 F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: September 28, 2009Date of Patent: August 2, 2011Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, Homer M. Manning
-
Patent number: 7977037Abstract: A photoresist processing method includes treating a substrate with a sulfur-containing substance. A positive-tone photoresist is applied on and in contact with the treated substrate. The method includes selectively exposing a portion of the photoresist to actinic energy and developing the photoresist to remove the exposed portion and to form a photoresist pattern on the substrate. The treating with a sulfur-containing substance reduces an amount of residual photoresist intended for removal compared to an amount of residual photoresist that remains without the treating.Type: GrantFiled: August 24, 2006Date of Patent: July 12, 2011Assignee: Micron Technology, Inc.Inventors: Kevin J. Torek, Todd R. Abbott, Sandra L. Tagg, Amy Weatherly
-
Patent number: 7968928Abstract: DRAM cell arrays having a cell area of less than about 4 F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is non-orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: March 21, 2008Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Patent number: 7768051Abstract: DRAM memory cells having a feature size of less than about 4F2 include vertical surround gate transistors that are configured to reduce any short channel effect on the reduced size memory cells. In addition, the memory cells may advantageously include reduced resistance word line contacts and reduced resistance bit line contacts, which may increase a speed of the memory device due to the reduced resistance of the word line and bit line contacts.Type: GrantFiled: July 25, 2005Date of Patent: August 3, 2010Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Patent number: 7736969Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: October 25, 2005Date of Patent: June 15, 2010Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, Homer M. Manning
-
Publication number: 20100052027Abstract: DRAM cell arrays having a cell area of about 4 F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: ApplicationFiled: September 28, 2009Publication date: March 4, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Todd R. Abbott, Homer M. Manning
-
Patent number: 7566620Abstract: DRAM memory cells having a feature size of less than about 4F2 include vertical surround gate transistors that are configured to reduce any short channel effect on the reduced size memory cells. In addition, the memory cells may advantageously include reduced resistance word line contacts and reduced resistance bit line contacts, which may increase a speed of the memory device due to the reduced resistance of the word line and bit line contacts.Type: GrantFiled: July 31, 2006Date of Patent: July 28, 2009Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Patent number: 7560336Abstract: DRAM cell arrays having a cell area of less than about 4 F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is non-orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: January 10, 2006Date of Patent: July 14, 2009Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Patent number: 7518182Abstract: DRAM cell arrays having a cell area of about 4F2 comprise an array of vertical transistors with buried bit lines and vertical double gate electrodes. The buried bit lines comprise a silicide material and are provided below a surface of the substrate. The word lines are optionally formed of a silicide material and form the gate electrode of the vertical transistors. The vertical transistor may comprise sequentially formed doped polysilicon layers or doped epitaxial layers. At least one of the buried bit lines is orthogonal to at least one of the vertical gate electrodes of the vertical transistors.Type: GrantFiled: July 20, 2004Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, Homer M. Manning
-
Patent number: 7453103Abstract: The invention includes semiconductor structures having buried silicide-containing bitlines. Vertical surround gate transistor structures can be formed over the bitlines. The surround gate transistor structures can be incorporated into memory devices, such as, for example, DRAM devices. The invention can be utilized for forming 4F2 DRAM devices.Type: GrantFiled: November 22, 2005Date of Patent: November 18, 2008Assignee: Micron Technology, Inc.Inventors: Todd R. Abbott, H. Montgomery Manning