Patents by Inventor Tomokazu Matsuzaki
Tomokazu Matsuzaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11394371Abstract: The polysilicon resistance has a large resistance variation rate after the end of the mold packaging process. In order to enable high-precision trimming, it is desired to realize a resistance which is hardly affected by stress and temperature fluctuation generated in a substrate by a mold packaging process. A resistance element is formed in a plurality of wiring layers, and has a first conductive layer formed in a first wiring layer, a second conductive layer formed in a second wiring layer, and a repeating pattern of an interlayer conductive layer connecting the first conductive layer and the second conductive layer, and the interlayer conductive layer is formed of a plurality of types of materials.Type: GrantFiled: August 7, 2019Date of Patent: July 19, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Chiemi Hashimoto, Kosuke Yayama, Tomokazu Matsuzaki
-
Patent number: 10958250Abstract: A polycrystalline silicon resistor is large in coefficient of fluctuation in resistance between before and after the completion of a package molding process. To enable highly accurate trimming, it is desired to implement a resistor that is hardly subjected to stress produced in a substrate during a package molding process. A resistance element is formed of a plurality of wiring layers and has a repetitive pattern of a first conductive layer formed in a first wiring layer, a second conductive layer formed in a second wiring layer, and an interlayer conductive layer coupling the first conductive layer and the second conductive layer together.Type: GrantFiled: June 8, 2018Date of Patent: March 23, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Chiemi Hashimoto, Kosuke Yayama, Katsumi Tsuneno, Tomokazu Matsuzaki
-
Publication number: 20200076409Abstract: The polysilicon resistance has a large resistance variation rate after the end of the mold packaging process. In order to enable high-precision trimming, it is desired to realize a resistance which is hardly affected by stress and temperature fluctuation generated in a substrate by a mold packaging process. A resistance element is formed in a plurality of wiring layers, and has a first conductive layer formed in a first wiring layer, a second conductive layer formed in a second wiring layer, and a repeating pattern of an interlayer conductive layer connecting the first conductive layer and the second conductive layer, and the interlayer conductive layer is formed of a plurality of types of materials.Type: ApplicationFiled: August 7, 2019Publication date: March 5, 2020Inventors: Chiemi HASHIMOTO, Kosuke YAYAMA, Tomokazu MATSUZAKI
-
Publication number: 20180375497Abstract: A polycrystalline silicon resistor is large in coefficient of fluctuation in resistance between before and after the completion of a package molding process. To enable highly accurate trimming, it is desired to implement a resistor that is hardly subjected to stress produced in a substrate during a package molding process. A resistance element is formed of a plurality of wiring layers and has a repetitive pattern of a first conductive layer formed in a first wiring layer, a second conductive layer formed in a second wiring layer, and an interlayer conductive layer coupling the first conductive layer and the second conductive layer together.Type: ApplicationFiled: June 8, 2018Publication date: December 27, 2018Inventors: Chiemi HASHIMOTO, Kosuke YAYAMA, Katsumi TSUNENO, Tomokazu MATSUZAKI
-
Publication number: 20180076816Abstract: It is possible to flexibly respond to accuracy required for a temperature sensor. An oscillator 11 generates a clock signal. The oscillator 11 is configured to be capable of changing a relationship between a frequency of the clock signal and a temperature. A counter 13 is configured to count the clock signal generated by the oscillator 11 by using a reference signal having a frequency not changing depending on a temperature. A CPU 16 generates temperature information based on the relationship between the frequency of the clock signal and the temperature in the oscillator 11 and a count value of the counter 13. The control circuit 14 changes the relationship between the frequency of the clock signal and the temperature in the oscillator 11 when the counter 13 overflows.Type: ApplicationFiled: July 18, 2017Publication date: March 15, 2018Applicant: Renesas Electronics CorporationInventor: Tomokazu MATSUZAKI
-
Patent number: 9746870Abstract: A semiconductor device includes: a voltage generation unit that generates a first voltage having a first temperature characteristic; a constant voltage generation unit that generates a constant voltage; and an adjustment unit that generates a second voltage having a second temperature characteristic and a third voltage having a third temperature characteristic using the first voltage and the constant voltage. The constant voltage generation unit generates the constant voltage independently of the adjustment unit. One of the second and third temperature characteristics is an opposite characteristic to the first temperature characteristic. The device can also include a control unit that selects one of the second and third voltages in response to a predetermined setting value.Type: GrantFiled: April 22, 2015Date of Patent: August 29, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Kazutoshi Sako, Tomokazu Matsuzaki
-
Publication number: 20150227158Abstract: A semiconductor device includes: a voltage generation unit that generates a first voltage having a first temperature characteristic; a constant voltage generation unit that generates a constant voltage; and an adjustment unit that generates a second voltage having a second temperature characteristic and a third voltage having a third temperature characteristic using the first voltage and the constant voltage. The constant voltage generation unit generates the constant voltage independently of the adjustment unit. One of the second and third temperature characteristics is an opposite characteristic to the first temperature characteristic. The device can also include a control unit that selects one of the second and third voltages in response to a predetermined setting value.Type: ApplicationFiled: April 22, 2015Publication date: August 13, 2015Inventors: Kazutoshi SAKO, Tomokazu MATSUZAKI
-
Patent number: 9046910Abstract: A constant current generation circuit of the invention includes: a temperature variable voltage generation unit that generates a first variation voltage whose voltage value fluctuates with temperature; a variation gradient adjustment unit that generates a second variation voltage based on a reference voltage smaller in the amount of variation with temperature than the first variation voltage and the first variation voltage; and a current generation unit that includes a current setting resistor whose resistance value fluctuates with temperature and generates an output current based on the second variation voltage and the current setting resistor. The variation gradient adjustment unit sets the coefficient of variation with temperature of the second variation voltage so that the difference between it and the coefficient of variation with temperature of the resistance value of the current setting resistor is within a preset first stipulated range.Type: GrantFiled: March 22, 2012Date of Patent: June 2, 2015Assignee: Renesas Electronics CorporationInventors: Kazutoshi Sako, Tomokazu Matsuzaki
-
Patent number: 8878621Abstract: A semiconductor device includes: a resistance R whose resistance value varies in response to a substrate temperature variation; a resistance corrector that is coupled in series with the resistance R and switches its resistance value by a preset resistance step width to suppress a resistance value variation of the resistance R; a first voltage generator for generating a first voltage that varies in response to the substrate temperature; a second voltage generator for generating second voltages Vf1 to Vfn?1 for specifying the first voltage at a point when a switching operation of the resistance value of the resistance corrector is performed; and a resistance switch unit for switching the resistance value of the resistance corrector by comparing the first voltage and the second voltages Vf1 to Vfn?1.Type: GrantFiled: February 19, 2013Date of Patent: November 4, 2014Assignee: Renesas Electronics CorporationInventors: Tomokazu Matsuzaki, Kazutoshi Sako
-
Patent number: 8816789Abstract: A semiconductor device according to an exemplary aspect of the invention is capable of being selectively switched between an oscillation circuit and a signal input-output circuit, and includes first and second external connecting terminals that are connectable to an oscillation device; an inverting amplifier an input side of which is electrically connected to the first external connecting terminal through a coupling capacitor and an output side of which is electrically connected to the second external connecting terminal; a feedback resistor connected to the input side and the output side of the inverting amplifier; a bias stabilization circuit that stabilizes a bias applied to the coupling capacitor; a first signal input-output portion connected to the first external connecting terminal; and a second signal input-output portion connected to the second external connecting terminal.Type: GrantFiled: June 18, 2012Date of Patent: August 26, 2014Assignee: Renesas Electronics CorporationInventors: Kazutoshi Sako, Tomokazu Matsuzaki, Kouji Yokosawa
-
Patent number: 8617951Abstract: A method of manufacturing a semiconductor memory device which includes forming a conductive layer for a floating gate above a semiconductor layer intervening a gate insulating film therebetween, then, forming, over the conductive layer, a first spacer comprising a first silicon oxide material and a second spacer adjacent with the first spacer and comprising a second silicon oxide material, the second silicon oxide material having an etching rate lower than that of the first silicon oxide material, selectively removing the conductive layer by using the first and the second spacers as a mask, and removing the first spacer to expose a portion of the conductive layer. Since the etching rate for the second spacer is lower compared with the etching rate for the first spacer, the etching amount of the second spacer caused upon removal of the first spacer can be suppressed and, as a result, the productivity and the reliability of the semiconductor memory device can be improved.Type: GrantFiled: March 28, 2008Date of Patent: December 31, 2013Assignee: Renesas Electronics CorporationInventors: Tomokazu Matsuzaki, Makoto Sasaki, Masakuni Shimizu
-
Patent number: 8542073Abstract: A variable-capacitance device includes a first capacitance element coupled between a first power supply terminal and an output terminal, a capacitance selection switch that is turned on and off in accordance with a capacitance switching signal, a second capacitance element coupled in parallel to the first capacitance element and in series to the capacitance selection switch, and an error correction circuit configured to operate such that in a state in which the capacitance selection switch is in an OFF state, in response to a charge reset signal that causes a voltage at the output terminal to be reset to a reset voltage, the error correction circuit substantially eliminates a difference between the voltage at the output terminal and a voltage at a capacitance switching node at which the second capacitance element is coupled to the capacitance selection switch.Type: GrantFiled: May 25, 2011Date of Patent: September 24, 2013Assignee: Renesas Electronics CorportionInventors: Tomokazu Matsuzaki, Kazutoshi Sako
-
Patent number: 8378752Abstract: An oscillator circuit in accordance with an aspect of the present invention includes a filter capacitor that generates an oscillating frequency control voltage according to a charge amount accumulated based on an oscillating frequency setting current, an oscillator that changes a frequency of an oscillation signal to be output according to the oscillating frequency control voltage, a control circuit that generates a timing control signal, a frequency detection circuit that generates a frequency detection voltage based on the timing control signal, a voltage level of the frequency detection voltage being changed according to a length of the period of the oscillation signal, and a differential amplifier that continuously changes the oscillating frequency setting current according to a voltage difference between the frequency detection voltage and a reference voltage, and outputs the resultant oscillating frequency setting current to the filter capacitor.Type: GrantFiled: April 1, 2011Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventors: Kazutoshi Sako, Tomokazu Matsuzaki
-
Publication number: 20120256691Abstract: A semiconductor device according to an exemplary aspect of the invention is capable of being selectively switched between an oscillation circuit and a signal input-output circuit, and includes first and second external connecting terminals that are connectable to an oscillation device; an inverting amplifier an input side of which is electrically connected to the first external connecting terminal through a coupling capacitor and an output side of which is electrically connected to the second external connecting terminal; a feedback resistor connected to the input side and the output side of the inverting amplifier; a bias stabilization circuit that stabilizes a bias applied to the coupling capacitor; a first signal input-output portion connected to the first external connecting terminal; and a second signal input-output portion connected to the second external connecting terminal.Type: ApplicationFiled: June 18, 2012Publication date: October 11, 2012Inventors: Kazutoshi Sako, Tomokazu Matsuzaki, Kouji Yokosawa
-
Publication number: 20120249114Abstract: A constant current generation circuit of the invention includes: a temperature variable voltage generation unit that generates a first variation voltage whose voltage value fluctuates with temperature; a variation gradient adjustment unit that generates a second variation voltage based on a reference voltage smaller in the amount of variation with temperature than the first variation voltage and the first variation voltage; and a current generation unit that includes a current setting resistor whose resistance value fluctuates with temperature and generates an output current based on the second variation voltage and the current setting resistor. The variation gradient adjustment unit sets the coefficient of variation with temperature of the second variation voltage so that the difference between it and the coefficient of variation with temperature of the resistance value of the current setting resistor is within a preset first stipulated range.Type: ApplicationFiled: March 22, 2012Publication date: October 4, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Kazutoshi SAKO, Tomokazu MATSUZAKI
-
Patent number: 8217726Abstract: A semiconductor device according to an exemplary aspect of the invention is capable of being selectively switched between an oscillation circuit and a signal input-output circuit, and includes first and second external connecting terminals that are connectable to an oscillation device; an inverting amplifier an input side of which is electrically connected to the first external connecting terminal through a coupling capacitor and an output side of which is electrically connected to the second external connecting terminal; a feedback resistor connected to the input side and the output side of the inverting amplifier; a bias stabilization circuit that stabilizes a bias applied to the coupling capacitor; a first signal input-output portion connected to the first external connecting terminal; and a second signal input-output portion connected to the second external connecting terminal.Type: GrantFiled: September 27, 2010Date of Patent: July 10, 2012Assignee: Renesas Electronics CorporationInventors: Kazutoshi Sako, Tomokazu Matsuzaki, Kouji Yokosawa
-
Publication number: 20110309889Abstract: A variable-capacitance device includes a first capacitance element coupled between a first power supply terminal and an output terminal, a capacitance selection switch that is turned on and off in accordance with a capacitance switching signal, a second capacitance element coupled in parallel to the first capacitance element and in series to the capacitance selection switch, and an error correction circuit configured to operate such that in a state in which the capacitance selection switch is in an OFF state, in response to a charge reset signal that causes a voltage at the output terminal to be reset to a reset voltage, the error correction circuit substantially eliminates a difference between the voltage at the output terminal and a voltage at a capacitance switching node at which the second capacitance element is coupled to the capacitance selection switch.Type: ApplicationFiled: May 25, 2011Publication date: December 22, 2011Applicant: Renesas Electronics CorporationInventors: Tomokazu Matsuzaki, Kazutoshi Sako
-
Publication number: 20110248786Abstract: An oscillator circuit in accordance with an aspect of the present invention includes a filter capacitor that generates an oscillating frequency control voltage according to a charge amount accumulated based on an oscillating frequency setting current, an oscillator that changes a frequency of an oscillation signal to be output according to the oscillating frequency control voltage, a control circuit that generates a timing control signal, a frequency detection circuit that generates a frequency detection voltage based on the timing control signal, a voltage level of the frequency detection voltage being changed according to a length of the period of the oscillation signal, and a differential amplifier that continuously changes the oscillating frequency setting current according to a voltage difference between the frequency detection voltage and a reference voltage, and outputs the resultant oscillating frequency setting current to the filter capacitor.Type: ApplicationFiled: April 1, 2011Publication date: October 13, 2011Inventors: Kazutoshi Sako, Tomokazu Matsuzaki
-
Publication number: 20110074499Abstract: A semiconductor device according to an exemplary aspect of the invention is capable of being selectively switched between an oscillation circuit and a signal input-output circuit, and includes first and second external connecting terminals that are connectable to an oscillation device; an inverting amplifier an input side of which is electrically connected to the first external connecting terminal through a coupling capacitor and an output side of which is electrically connected to the second external connecting terminal; a feedback resistor connected to the input side and the output side of the inverting amplifier; a bias stabilization circuit that stabilizes a bias applied to the coupling capacitor; a first signal input-output portion connected to the first external connecting terminal; and a second signal input-output portion connected to the second external connecting terminal.Type: ApplicationFiled: September 27, 2010Publication date: March 31, 2011Inventors: Kazutoshi SAKO, Tomokazu Matsuzaki, Kouji Yokosawa
-
Publication number: 20080242026Abstract: A method of manufacturing a semiconductor memory device which includes forming a conductive layer for a floating gate above a semiconductor layer intervening a gate insulating film therebetween, then, forming, over the conductive layer, a first spacer comprising a first silicon oxide material and a second spacer adjacent with the first spacer and comprising a second silicon oxide material, the second silicon oxide material having an etching rate lower than that of the first silicon oxide material, selectively removing the conductive layer by using the first and the second spacers as a mask, and removing the first spacer to expose a portion of the conductive layer. Since the etching rate for the second spacer is lower compared with the etching rate for the first spacer, the etching amount of the second spacer caused upon removal of the first spacer can be suppressed and, as a result, the productivity and the reliability of the semiconductor memory device can be improved.Type: ApplicationFiled: March 28, 2008Publication date: October 2, 2008Applicant: NEC Electronics CorporationInventors: Tomokazu Matsuzaki, Makoto Sasaki, Masakuni Shimizu