Patents by Inventor Tomoyuki Fujisawa
Tomoyuki Fujisawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7334080Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: GrantFiled: November 15, 2002Date of Patent: February 19, 2008Assignees: Renesas Technology Corp., Hitachi ULSI Stystems Co., Ltd.Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Publication number: 20080019176Abstract: A memory cell of a memory array stores two bits. A memory array sense amplifier provides two bits in a verify operation. Two bits in a page buffer stores a write target value for the corresponding memory cell. Each bit in a mask buffer stores a value defining processing to be effected on the corresponding memory cell. A write driver applies a write pulse when the bit in the mask buffer corresponding to the selected memory cell is “0”. A verify circuit compares the two bits provided from the memory array sense amplifier with the corresponding two bits in the page buffer, and changes the corresponding bit in the mask buffer from “0” to “1” when the result of the comparison represents matching.Type: ApplicationFiled: June 25, 2007Publication date: January 24, 2008Applicant: Renesas Technology Corp.Inventors: Tomoyuki Fujisawa, Hikaru Shibahara, Hidenori Mitani, Akihiko Kanda
-
Patent number: 7242611Abstract: A memory cell of a memory array stores two bits. A memory array sense amplifier provides two bits in a verify operation. Two bits in a page buffer stores a write target value for the corresponding memory cell. Each bit in a mask buffer stores a value defining processing to be effected on the corresponding memory cell. A write driver applies a write pulse when the bit in the mask buffer corresponding to the selected memory cell is “0”. A verify circuit compares the two bits provided from the memory array sense amplifier with the corresponding two bits in the page buffer, and changes the corresponding bit in the mask buffer from “0” to “1” when the result of the comparison represents matching.Type: GrantFiled: March 18, 2005Date of Patent: July 10, 2007Assignee: Renesas Technology Corp.Inventors: Tomoyuki Fujisawa, Hikaru Shibahara, Hidenori Mitani, Akihiko Kanda
-
Patent number: 7233529Abstract: Erasing is performed with respect to a nonvolatile memory cell without causing depletion halfway therethrough. A control circuit for reversibly and variably controlling the threshold voltage of the nonvolatile memory cell by electrical erasing and writing controls an erase process of performing erasing to the plurality of nonvolatile memory cells assigned to one unit in an erase operation, a first write process of performing writing to the nonvolatile memory cell exceeding a pre-write-back level before a depletion level, and a second write process of performing writing to the nonvolatile memory cell exceeding a write-back level after the first write process. Since the occurrence of depletion is suppressed by successively performing the first write process with respect to the nonvolatile memory cells which may exceed the depletion level in the erase process, erasing can be performed to the nonvolatile memory cell without causing depletion halfway therethrough.Type: GrantFiled: July 9, 2004Date of Patent: June 19, 2007Assignee: Renesas Technology Corp.Inventors: Ken Matsubara, Yoshinori Takase, Tomoyuki Fujisawa
-
Publication number: 20070133278Abstract: Erasing is performed with respect to a nonvolatile memory cell without causing depletion halfway therethrough. A control circuit for reversibly and variably controlling the threshold voltage of the nonvolatile memory cell by electrical erasing and writing controls an erase process of performing erasing to the plurality of nonvolatile memory cells assigned to one unit in an erase operation, a first write process of performing writing to the nonvolatile memory cell exceeding a pre-write-back level before a depletion level, and a second write process of performing writing to the nonvolatile memory cell exceeding a write-back level after the first write process. Since the occurrence of depletion is suppressed by successively performing the first write process with respect to the nonvolatile memory cells which may exceed the depletion level in the erase process, erasing can be performed to the nonvolatile memory cell without causing depletion halfway therethrough.Type: ApplicationFiled: January 24, 2007Publication date: June 14, 2007Inventors: Ken Matsubara, Yoshinori Takase, Tomoyuki Fujisawa
-
Publication number: 20060133126Abstract: There is provided a semiconductor memory device which adopts a multiplex method in which an address signal and a data signal are input into the same terminal, and which is capable of switching from the multiplex method to a non-multiplex method in which an address signal and a data signal are respectively input into separate terminals. The semiconductor memory device is provided with an address pad into which only an address signal is input, independently of an address data multipad into which an address signal and a data signal are input. A switching control signal generated in the multiplex method/non-multiplex method is used to switch the paths of the address signal input into an address buffer. Accordingly, it is possible to input an address signal and a data signal into the address buffer and a data buffer, respectively, in parallel.Type: ApplicationFiled: November 8, 2005Publication date: June 22, 2006Inventors: Tomoyuki Fujisawa, Takashi Kubo
-
Patent number: 7012836Abstract: An electrically writable/erasable nonvolatile semiconductor memory such as an AND-type or NOR-type flash memory having an array structure, in which numerous memory cells are connected in parallel between common bit lines and source lines, is capable of readily detecting a memory cell in depletion failure which occurs in the event of a power supply cutoff during a memory cell threshold voltage shift-down operation by the writing or erasing operation. In operation, at the entry of a certain command or at the time of power-on, all word lines are unselected and bit line selecting switches are turned on to find the presence of a memory cell having a current flow due to depletion failure with sense amplifiers connected to the bit lines. On finding the presence of a failing cell, a voltage of selection level (VSS or negative voltage) is applied to each word line in turn, with remaining word lines being pulled to an unselection voltage level (negative voltage or VSS).Type: GrantFiled: January 30, 2004Date of Patent: March 14, 2006Assignee: Renesas Technology Corp.Inventors: Ken Matsubara, Takayuki Tamura, Tomoyuki Fujisawa
-
Publication number: 20050232017Abstract: A memory cell of a memory array stores two bits. A memory array sense amplifier provides two bits in a verify operation. Two bits in a page buffer stores a write target value for the corresponding memory cell. Each bit in a mask buffer stores a value defining processing to be effected on the corresponding memory cell. A write driver applies a write pulse when the bit in the mask buffer corresponding to the selected memory cell is “0”. A verify circuit compares the two bits provided from the memory array sense amplifier with the corresponding two bits in the page buffer, and changes the corresponding bit in the mask buffer from “0” to “1” when the result of the comparison represents matching.Type: ApplicationFiled: March 18, 2005Publication date: October 20, 2005Inventors: Tomoyuki Fujisawa, Hikaru Shibahara, Hidenori Mitani, Akihiko Kanda
-
Publication number: 20050228962Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: ApplicationFiled: November 15, 2002Publication date: October 13, 2005Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Publication number: 20050047215Abstract: Erasing is performed with respect to a nonvolatile memory cell without causing depletion halfway therethrough. A control circuit for reversibly and variably controlling the threshold voltage of the nonvolatile memory cell by electrical erasing and writing controls an erase process of performing erasing to the plurality of nonvolatile memory cells assigned to one unit in an erase operation, a first write process of performing writing to the nonvolatile memory cell exceeding a pre-write-back level before a depletion level, and a second write process of performing writing to the nonvolatile memory cell exceeding a write-back level after the first write process. Since the occurrence of depletion is suppressed by successively performing the first write process with respect to the nonvolatile memory cells which may exceed the depletion level in the erase process, erasing can be performed to the nonvolatile memory cell without causing depletion halfway therethrough.Type: ApplicationFiled: July 9, 2004Publication date: March 3, 2005Inventors: Ken Matsubara, Yoshinori Takase, Tomoyuki Fujisawa
-
Publication number: 20040264245Abstract: An electrically writable/erasable nonvolatile semiconductor memory such as an AND-type or NOR-type flash memory having an array structure, in which numerous memory cells are connected in parallel between common bit lines and source lines, is capable of readily detecting a memory cell in depletion failure which occurs in the event of a power supply cutoff during a memory cell threshold voltage shift-down operation by the writing or erasing operation. In operation, at the entry of a certain command or at the time of power-on, all word lines are unselected and bit line selecting switches are turned on to find the presence of a memory cell having a current flow due to depletion failure with sense amplifiers connected to the bit lines. On finding the presence of a failing cell, a voltage of selection level (VSS or negative voltage) is applied to each word line in turn, with remaining word lines being pulled to an unselection voltage level (negative voltage or VSS).Type: ApplicationFiled: January 30, 2004Publication date: December 30, 2004Applicant: Renesas Technology Corp.Inventors: Ken Matsubara, Takayuki Tamura, Tomoyuki Fujisawa
-
Patent number: 6775185Abstract: A memory bank comprises nonvolatile memory sections and two buffer sections to respectively store information of access unit of the nonvolatile memory sections. In response to the instruction of access operation, the memory bank performs data transfer between one buffer section of the memory bank and the nonvolatile memory section. In parallel to this data transfer, the memory bank also enables control of interleave operation to perform data transfer between the other buffer section of the relevant memory bank and the external side. Accordingly, high speed access can be realized by conducting in parallel the data transfer between the nonvolatile memory section and the buffer section and data transfer between the buffer section and the external side in the interleave operation. Moreover, high speed write and read access to the nonvolatile memory section can also be realized.Type: GrantFiled: April 2, 2003Date of Patent: August 10, 2004Assignee: Renesas Technology Corp.Inventors: Tomoyuki Fujisawa, Keiichi Yoshida, Yoshinori Takase, Takashi Horii
-
Publication number: 20030198084Abstract: A memory bank comprises nonvolatile memory sections and two buffer sections to respectively store information of access unit of the nonvolatile memory sections. In response to the instruction of access operation, the memory bank performs data transfer between one buffer section of the memory bank and the nonvolatile memory section. In parallel to this data transfer, the memory bank also enables control of interleave operation to perform data transfer between the other buffer section of the relevant memory bank and the external side. Accordingly, high speed access can be realized by conducting in parallel the data transfer between the nonvolatile memory section and the buffer section and data transfer between the buffer section and the external side in the interleave operation. Moreover, high speed write and read access to the nonvolatile memory section can also be realized.Type: ApplicationFiled: April 2, 2003Publication date: October 23, 2003Applicant: Hitachi, Ltd.Inventors: Tomoyuki Fujisawa, Keiichi Yoshida, Yoshinori Takase, Takashi Horii