Patents by Inventor Tony Chiang
Tony Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8618525Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: June 9, 2011Date of Patent: December 31, 2013Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Tony Chiang, Imran Hashim
-
Publication number: 20130338305Abstract: Methods of modifying a patterned semiconductor substrate are presented including: providing a patterned semiconductor substrate surface including a dielectric region and a conductive region; and applying an amphiphilic surface modifier to the dielectric region to modify the dielectric region. In some embodiments, modifying the dielectric region includes modifying a wetting angle of the dielectric region. In some embodiments, modifying the wetting angle includes making a surface of the dielectric region hydrophilic. In some embodiments, methods further include applying an aqueous solution to the patterned semiconductor substrate surface. In some embodiments, the conductive region is selectively enhanced by the aqueous solution. In some embodiments, methods further include providing the dielectric region formed of a low-k dielectric material. In some embodiments, applying the amphiphilic surface modifier modifies an interaction of the low-k dielectric region with a subsequent process.Type: ApplicationFiled: August 20, 2013Publication date: December 19, 2013Applicant: Intermolecular, Inc.Inventors: Anh Duong, Tony Chiang, Zachary M. Fresco, Nitin Kumar, Chi-I Lang, Jinhong Tong, Anna Tsizelmon
-
Patent number: 8609475Abstract: Methods for forming a NiO film on a substrate for use with a resistive switching memory device are presenting including: preparing a nickel ion solution; receiving the substrate, where the substrate includes a bottom electrode, the bottom electrode utilized as a cathode; forming a Ni(OH)2 film on the substrate, where the forming the Ni(OH)2 occurs at the cathode; and annealing the Ni(OH)2 film to form the NiO film, where the NiO film forms a portion of a resistive switching memory element. In some embodiments, methods further include forming a top electrode on the NiO film and before the forming the Ni(OH)2 film, pre-treating the substrate. In some embodiments, methods are presented where the bottom electrode and the top electrode are a conductive material.Type: GrantFiled: September 4, 2012Date of Patent: December 17, 2013Assignee: Intermolecular, Inc.Inventors: Zhi-Wen Sun, Tony Chiang, Chi-I Lang, Jinhong Tong
-
Publication number: 20130331296Abstract: The embodiments describe a system for combinatorial processing of a substrate. In one embodiment, electrodeposition processing techniques are combinatorially evaluated. The system is capable of providing a localized electrical connection to each region of a substrate being combinatorially processed. The localized electrical contacts allow for varying a voltage delivered to each region of a substrate whether processing the regions in serial or parallel. Accordingly, from a single substrate, a variety of materials, process conditions, and process sequences may be evaluated for desired electrodeposition results.Type: ApplicationFiled: August 16, 2013Publication date: December 12, 2013Applicant: Intermolecular, Inc.Inventors: Alexander Gorer, Tony Chiang
-
Patent number: 8574956Abstract: Non-volatile resistive-switching memories are described, including a memory element having a first electrode, a second electrode, a metal oxide between the first electrode and the second electrode. The metal oxide switches using bulk-mediated switching, has a bandgap greater than 4 electron volts (eV), has a set voltage for a set operation of at least one volt per one hundred angstroms of a thickness of the metal oxide, and has a leakage current density less than 40 amps per square centimeter (A/cm2) measured at 0.5 volts (V) per twenty angstroms of the thickness of the metal oxide.Type: GrantFiled: December 17, 2011Date of Patent: November 5, 2013Assignee: Intermolecular, Inc.Inventors: Prashant Phatak, Tony Chiang, Pragati Kumar, Michael Miller
-
Publication number: 20130280853Abstract: The present disclosure is directed to methods of forming different types of Cu2ZnSnS4 (CZTS) solar cells and Copper Indium Gallium DiSelenide (CIGS) solar cells that can be combinatorially varied and evaluated. These methodologies all incorporate the formation of site-isolated regions using a combinatorial processing tool and the use of these site-isolated regions to form the solar cell area. Therefore, multiple solar cells may be rapidly formed on a single substrate for use in combinatorial methodologies. Any of the individual processes of the methods described may be varied combinatorially to test varied process conditions or materials.Type: ApplicationFiled: May 3, 2011Publication date: October 24, 2013Applicant: INTERMOLECULAR, INC.Inventors: Upendra Avachat, Tony Chiang, Craig Hunter, Jian Li, Guizhen Zhang
-
Patent number: 8563959Abstract: A resistive-switching memory element is described. The memory element includes a first electrode, a porous layer over the first electrode including a point defect embedded in a plurality of pores of the porous layer, and a second electrode over the porous layer, wherein the nonvolatile memory element is configured to switch between a high resistive state and a low resistive state.Type: GrantFiled: September 21, 2012Date of Patent: October 22, 2013Assignee: Intermolecular, Inc.Inventors: Tony Chiang, Chi-l Lang, Prashant Phatak
-
Patent number: 8546275Abstract: Embodiments of the invention generally relate to nonvolatile memory devices and methods for manufacturing such memory devices. The methods for forming improved memory devices, such as a ReRAM cells, provide optimized, atomic layer deposition (ALD) processes for forming a metal oxide film stack having a metal oxide buffer layer disposed on or over a metal oxide bulk layer. The metal oxide bulk layer contains a metal-rich oxide material and the metal oxide buffer layer contains a metal-poor oxide material. The metal oxide bulk layer is less electrically resistive than the metal oxide buffer layer since the metal oxide bulk layer is less oxidized or more metallic than the metal oxide buffer layer. In one example, the metal oxide bulk layer contains a metal-rich hafnium oxide material and the metal oxide buffer layer contains a metal-poor zirconium oxide material.Type: GrantFiled: September 19, 2011Date of Patent: October 1, 2013Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Yun Wang, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Tony Chiang
-
Patent number: 8535972Abstract: Methods of modifying a patterned semiconductor substrate are presented including: providing a patterned semiconductor substrate surface including a dielectric region and a conductive region; and applying an amphiphilic surface modifier to the dielectric region to modify the dielectric region. In some embodiments, modifying the dielectric region includes modifying a wetting angle of the dielectric region. In some embodiments, modifying the wetting angle includes making a surface of the dielectric region hydrophilic. In some embodiments, methods further include applying an aqueous solution to the patterned semiconductor substrate surface. In some embodiments, the conductive region is selectively enhanced by the aqueous solution. In some embodiments, methods further include providing the dielectric region formed of a low-k dielectric material. In some embodiments, applying the amphiphilic surface modifier modifies an interaction of the low-k dielectric region with a subsequent process.Type: GrantFiled: July 11, 2008Date of Patent: September 17, 2013Assignee: Intermolecular, Inc.Inventors: Zachary M. Fresco, Chi-I Lang, Jinhong Tong, Anh Duong, Nitin Kumar, Anna Tsimelzon, Tony Chiang
-
Publication number: 20130230962Abstract: Methods for forming a NiO film on a substrate for use with a resistive switching memory device are presenting including: preparing a nickel ion solution; receiving the substrate, where the substrate includes a bottom electrode, the bottom electrode utilized as a cathode; forming a Ni(OH)2 film on the substrate, where the forming the Ni(OH)2 occurs at the cathode; and annealing the Ni(OH)2 film to form the NiO film, where the NiO film forms a portion of a resistive switching memory element. In some embodiments, methods further include forming a top electrode on the NiO film and before the forming the Ni(OH)2 film, pretreating the substrate. In some embodiments, methods are presented where the bottom electrode and the top electrode are a conductive material.Type: ApplicationFiled: September 4, 2012Publication date: September 5, 2013Applicant: Intermolecular, Inc.Inventors: Zhi-Wen Sun, Jinhong Tong, Chi-I Lang, Tony Chiang
-
Patent number: 8524528Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation sate of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: GrantFiled: December 21, 2012Date of Patent: September 3, 2013Assignee: Intermolecular, Inc.Inventors: Sean Barstow, Tony Chiang, Pragati Kumar, Sandra Malhotra
-
Patent number: 8502187Abstract: A resistive switching memory element including a doped silicon electrode is described, including a first electrode comprising doped silicon having a first work function, a second electrode having a second work function that is different from the first work function by between 0.1 and 1.0 electron volts (eV), a metal oxide layer between the first electrode and the second electrode, the metal oxide layer switches using bulk-mediated switching and has a bandgap of greater than 4 eV, and the memory element switches from a low resistance state to a high resistance state and vice versa.Type: GrantFiled: April 24, 2012Date of Patent: August 6, 2013Assignee: Intermolecular, Inc.Inventors: Prashant Phatak, Tony Chiang, Michael Miller, Wen Wu
-
Patent number: 8476107Abstract: Resistive switching memory elements are provided that may contain electroless metal electrodes and metal oxides formed from electroless metal. The resistive switching memory elements may exhibit bistability and may be used in high-density multi-layer memory integrated circuits. Electroless conductive materials such as nickel-based materials may be selectively deposited on a conductor on a silicon wafer or other suitable substrate. The electroless conductive materials can be oxidized to form a metal oxide for a resistive switching memory element. Multiple layers of conductive materials can be deposited each of which has a different oxidation rate. The differential oxidization rates of the conductive layers can be exploited to ensure that metal oxide layers of desired thicknesses are formed during fabrication.Type: GrantFiled: April 28, 2011Date of Patent: July 2, 2013Assignee: Intermolecular, Inc.Inventors: Nitin Kumar, Chi-I Lang, Tony Chiang, Zhi-Wen Sun, Jinhong Tong
-
Patent number: 8465996Abstract: This disclosure provides a method of fabricating a semiconductor device layer and associated memory cell structures. By performing a surface treatment process (such as ion bombardment) of a semiconductor device layer to create defects having a deliberate depth profile, one may create multistable memory cells having more consistent electrical parameters. For example, in a resistive-switching memory cell, one may obtain a tighter distribution of set and reset voltages and lower forming voltage, leading to improved device yield and reliability. In at least one embodiment, the depth profile is selected to modulate the type of defects and their influence on electrical properties of a bombarded metal oxide layer and to enhance uniform defect distribution.Type: GrantFiled: August 23, 2012Date of Patent: June 18, 2013Assignee: Intermolecular, Inc.Inventors: Michael Miller, Prashant Phatak, Tony Chiang, Xiyang Chen, April Schricker, Tanmay Kumar
-
Publication number: 20130140511Abstract: A resistive-switching memory element is described. The memory element includes a first electrode, a porous layer over the first electrode including a point defect embedded in a plurality of pores of the porous layer, and a second electrode over the porous layer, wherein the nonvolatile memory element is configured to switch between a high resistive state and a low resistive state.Type: ApplicationFiled: September 21, 2012Publication date: June 6, 2013Applicant: Intermolecular, Inc.Inventors: Tony Chiang, Chi-I Lang, Prashant Phatak
-
Publication number: 20130134373Abstract: A nonvolatile resistive memory element has a novel variable resistance layer comprising one or more rare-earth oxides. The rare-earth oxide has a high k value, a high bandgap energy, and the ability to maintain an amorphous structure after thermal anneal processes. Thus, the novel variable resistance layer facilitates improved switching performance and reliability of the resistive memory element.Type: ApplicationFiled: November 28, 2011Publication date: May 30, 2013Applicant: Intermolecular, Inc.Inventors: Yun Wang, Imran Hashim, Tony Chiang
-
Publication number: 20130125818Abstract: In some embodiments of the present invention, one or more small spot showerhead apparatus are used to deposit materials using CVD, PECVD, ALD, or PEALD on small spots in a site isolated, combinatorial manner. The small spot showerheads may be configured within a larger combinatorial showerhead to allow multi-layer film stacks to be deposited in a combinatorial manner.Type: ApplicationFiled: November 22, 2011Publication date: May 23, 2013Applicant: Intermolecular, Inc.Inventors: Jason Wright, Tony Chiang, Chi-I Lang
-
Patent number: 8440990Abstract: Embodiments of the invention generally relate to a resistive switching nonvolatile memory device having an interface layer structure disposed between at least one of the electrodes and a variable resistance layer formed in the nonvolatile memory device, and a method of forming the same. Typically, resistive switching memory elements may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices, such as digital cameras, mobile telephones, handheld computers, and music players. In one configuration of the resistive switching nonvolatile memory device, the interface layer structure comprises a passivation region, an interface coupling region, and/or a variable resistance layer interface region that are configured to adjust the nonvolatile memory device's performance, such as lowering the formed device's switching currents and reducing the device's forming voltage, and reducing the performance variation from one formed device to another.Type: GrantFiled: June 9, 2011Date of Patent: May 14, 2013Assignee: Intermolecular, Inc.Inventors: Yun Wang, Tony Chiang, Imran Hashim
-
Patent number: 8441838Abstract: Nonvolatile memory elements are provided comprising switching metal oxides. The nonvolatile memory elements may be formed in one or more layers on an integrated circuit. Each memory element may have a first conductive layer, a metal oxide layer, and a second conductive layer. Electrical devices may be coupled in series with the memory elements. The first conductive layer may be formed from a metal nitride. The metal oxide layer may contain the same metal as the first conductive layer. The metal oxide may form an ohmic contact or a Schottky contact with the first conductive layer. The second conductive layer may form an ohmic contact or a Schottky contact with the metal oxide layer. The first conductive layer, the metal oxide layer, and the second conductive layer may include sublayers. The second conductive layer may include an adhesion or barrier layer and a workfunction control layer.Type: GrantFiled: December 21, 2011Date of Patent: May 14, 2013Assignee: Intermolecular, Inc.Inventors: Pragati Kumar, Sean Barstow, Tony Chiang, Sandra G. Malhotra
-
Publication number: 20130107604Abstract: Methods for producing RRAM resistive switching elements having optimal switching behavior include crystalline phase structural changes. Structural changes indicative of optimal switching behavior include hafnium oxide phases in an interfacial region between a resistive switching layer and an electrode.Type: ApplicationFiled: October 26, 2011Publication date: May 2, 2013Applicant: INTERMOLECULAR, INC.Inventors: Yun Wang, Tony Chiang, Imran Hashim, Vidyut Gopal