Patents by Inventor Toshiaki Adachi
Toshiaki Adachi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080016396Abstract: There is provided a test emulator for emulating a test apparatus including a plurality of test modules for supplying test signal to devices under test respectively, including: a plurality of test module emulation sections for emulating the plurality of test modules generating the test signal based on different cycles, a control emulation section for emulating a control apparatus for controlling the test of the devices under test, a synchronous emulation section for generating test signal generating timings, at which each of the plurality of test module emulation sections is to generate the test signal in simulation corresponding to cycle time of the test module emulation section, based on instructions from the control emulation section, a timing alignment section for aligning the plurality of test signal generating timings generated by the synchronous emulation section in order of time, and outputting them one by one, and a schedule section for causing the test module emulation section corresponding to one ofType: ApplicationFiled: September 24, 2007Publication date: January 17, 2008Applicant: ADVANTEST CORPORATIONInventors: Shinsaku Higashi, Seiji Ichiyoshi, Ankan Pramanick, Mark Elston, Leon Chen, Robert Sauer, Ramachandran Krishnaswamy, Harsanjeet Singh, Toshiaki Adachi, Yoshihumi Tahara
-
Publication number: 20080010524Abstract: There is provided a test emulator for emulating a test apparatus including a plurality of test modules for supplying test signal to devices under test respectively, including: a plurality of test module emulation sections for emulating the plurality of test modules generating the test signal based on different cycles, a control emulation section for emulating a control apparatus for controlling the test of the devices under test, a synchronous emulation section for generating test signal generating timings, at which each of the plurality of test module emulation sections is to generate the test signal in simulation corresponding to cycle time of the test module emulation section, based on instructions from the control emulation section, a timing alignment section for aligning the plurality of test signal generating timings generated by the synchronous emulation section in order of time, and outputting them one by one, and a schedule section for causing the test module emulation section corresponding to one ofType: ApplicationFiled: September 24, 2007Publication date: January 10, 2008Applicant: ADVANTEST CORPORATIONInventors: Shinsaku Higashi, Seiji Ichiyoshi, Ankan Pramanick, Mark Elston, Leon Chen, Robert Sauer, Ramachandran Krishnaswamy, Harsanjeet Singh, Toshiaki Adachi, Yoshihumi Tahara
-
Patent number: 7209851Abstract: A method for managing a pattern object file in a modular test system is disclosed. The method includes providing a modular test system, where the modular test system comprises a system controller for controlling at least one site controller, and where the at least one site controller controls at least one test module and its corresponding device under test (DUT). The method further includes creating an object file management framework for establishing a standard interface between vendor-supplied pattern compilers and the modular test system, receiving a pattern source file, creating a pattern object metafile based on the pattern source file using the object file management framework, and testing the device under test through the test module using the pattern object metafile.Type: GrantFiled: August 13, 2004Date of Patent: April 24, 2007Assignee: Advantest America R&D Center, Inc.Inventors: Harsanjeet Singh, Ankan Pramanick, Mark Elston, Yoshifumi Tahara, Toshiaki Adachi
-
Patent number: 7210087Abstract: A method for simulating a modular test system is disclosed. The method includes providing a controller, where the controller controls at least one vendor module and its corresponding device under test (DUT) model, creating a simulation framework for establishing standard interfaces between the at least one vendor module and its corresponding DUT model, configuring the simulation framework, and simulating the modular test system using the simulation framework.Type: GrantFiled: August 13, 2004Date of Patent: April 24, 2007Assignee: Advantest America R&D Center, Inc.Inventors: Conrad Mukai, Ankan Pramanick, Mark Elston, Toshiaki Adachi, Leon L. Chen
-
Patent number: 7197417Abstract: A method for developing a test program for a semiconductor test system is disclosed. The method includes describing a test plan file in a test program language (TPL), where the test plan file describes at least one test of the test program, describing a test class file in a system program language (SPL) and a corresponding pre-header file of the test class file in the TPL, where the test class file describes an implementation of the at least one test of the test program, and generating the test program using the test plan file, the test class file, and the pre-header file.Type: GrantFiled: August 13, 2004Date of Patent: March 27, 2007Assignee: Advantest America R&D Center, Inc.Inventors: Ankan Pramanick, Mark Elston, Ramachandran Krishnaswamy, Toshiaki Adachi
-
Patent number: 7197416Abstract: A method for integrating test modules in a modular test system includes creating component categories for integrating vendor-supplied test modules and creating a calibration and diagnostics (C&D) framework for establishing a standard interface between the vendor-supplied test modules and the modular test system, where the C&D framework comprises interface classes communicating vendor-supplied module integration information. The method further includes receiving a vendor-supplied test module, retrieving module integration information from the vendor-supplied test module in accordance with the component categories, and integrating the vendor-supplied test module into the modular test system based on the module integration information using the C&D framework.Type: GrantFiled: August 13, 2004Date of Patent: March 27, 2007Assignee: Advantest America R&D Center, Inc.Inventors: Toshiaki Adachi, Ankan Pramanick, Mark Elston
-
Patent number: 7184917Abstract: A method for integrating test modules in a modular test system is disclosed. The method includes controlling at least one test module and its corresponding device under test (DUT) with a controller, establishing a standard module control interface between a vendor-supplied test module and the modular test system with a module control framework, installing the vendor-supplied test module and a corresponding vendor-supplied control software module, where the vendor-supplied control software module is organized into a plurality of vendor-supplied module control components, configuring the modular test system based on the module control framework and the plurality of vendor-supplied module control components, and accessing the vendor-supplied test module in accordance with the plurality of vendor-supplied module control components using the module control framework.Type: GrantFiled: August 13, 2004Date of Patent: February 27, 2007Assignee: Advantest America R&D Center, Inc.Inventors: Ankan Pramanick, Mark Elston, Toshiaki Adachi
-
Publication number: 20060200816Abstract: Method and system for associating software components with vendor hardware module versions in an open architecture test system are disclosed. The method includes receiving a set of hardware versions of a vendor hardware module, receiving a set of software components supported by the vendor hardware module, processing the set of hardware versions, where the set of hardware versions is represented as an equivalence class of hardware version numbers using a mask value, obtaining user choices of hardware versions of the vendor hardware module, validating the user choices of hardware versions of the vendor hardware module, and creating a system profile in accordance with the user choices of hardware versions.Type: ApplicationFiled: March 2, 2005Publication date: September 7, 2006Applicant: Advantest America R&D Center, Inc.Inventors: Ankan Pramanick, Mark Elston, Toshiaki Adachi
-
Publication number: 20060195747Abstract: An efficient and low-cost method for testing multiple DUTs in a parallel test system is disclosed. In one embodiment, a method for scheduling tests in a parallel test system having at least two devices-under-test (DUTs) coupled to a test controller through one or more vendor hardware modules includes receiving a test plan comprising a plurality of tests arranged in a predetermined test flow, where the predetermined test flow comprises a plurality of tests arranged in a directed graph and each test is arranged as a vertex in the directed graph, determining a test execution schedule in accordance with the test plan at runtime, where the test execution schedule identifies a set of next tests to be executed according to current states of the at least two DUTs and where the set of next tests include different tests to be performed on different DUTs, and testing the at least two DUTs using the test execution schedule.Type: ApplicationFiled: February 17, 2005Publication date: August 31, 2006Inventors: Ankan Pramanick, Toshiaki Adachi, Mark Elston
-
Publication number: 20060130041Abstract: A method for managing multiple hardware test module versions, software components, and tester operating system (TOS) versions in a modular test system is disclosed. The method includes installing the TOS versions compatible with the modular test system in an archive and installing vendor software components corresponding to the hardware test module versions in the archive. The method further includes creating system profiles for describing vendor software components corresponding to the hardware test module versions and the TOS versions, selecting a system profile for the modular test system, where the system profile includes a set of compatible vendor software components and a selected TOS for testing a particular hardware test module version, and activating the selected TOS on the modular test system.Type: ApplicationFiled: April 5, 2005Publication date: June 15, 2006Applicant: Advantest CorporationInventors: Ankan Pramanick, Jim Hanrahan, Mark Elston, Toshiaki Adachi, Leon Chen
-
Publication number: 20050261855Abstract: A method for integrating test modules in a modular test system includes creating component categories for integrating vendor-supplied test modules and creating a calibration and diagnostics (C&D) framework for establishing a standard interface between the vendor-supplied test modules and the modular test system, where the C&D framework comprises interface classes communicating vendor-supplied module integration information. The method further includes receiving a vendor-supplied test module, retrieving module integration information from the vendor-supplied test module in accordance with the component categories, and integrating the vendor-supplied test module into the modular test system based on the module integration information using the C&D framework.Type: ApplicationFiled: August 13, 2004Publication date: November 24, 2005Applicant: Advantest America R&D Center, Inc.Inventors: Toshiaki Adachi, Ankan Pramanick, Mark Elston
-
Publication number: 20050262412Abstract: A method for simulating a modular test system is disclosed. The method includes providing a controller, where the controller controls at least one vendor module and its corresponding device under test (DUT) model, creating a simulation framework for establishing standard interfaces between the at least one vendor module and its corresponding DUT model, configuring the simulation framework, and simulating the modular test system using the simulation framework.Type: ApplicationFiled: August 13, 2004Publication date: November 24, 2005Applicant: Advantest America R&D Center, Inc.Inventors: Conrad Mukai, Ankan Pramanick, Mark Elston, Toshiaki Adachi, Leon Chen
-
Publication number: 20050154551Abstract: A method for developing a test program for a semiconductor test system is disclosed. The method includes describing a test plan file in a test program language (TPL), where the test plan file describes at least one test of the test program, describing a test class file in a system program language (SPL) and a corresponding pre-header file of the test class file in the TPL, where the test class file describes an implementation of the at least one test of the test program, and generating the test program using the test plan file, the test class file, and the pre-header file.Type: ApplicationFiled: August 13, 2004Publication date: July 14, 2005Inventors: Ankan Pramanick, Mark Elston, Ramachandran Krishnaswamy, Toshiaki Adachi
-
Publication number: 20050154550Abstract: A method for managing a pattern object file in a modular test system is disclosed. The method includes providing a modular test system, where the modular test system comprises a system controller for controlling at least one site controller, and where the at least one site controller controls at least one test module and its corresponding device under test (DUT). The method further includes creating an object file management framework for establishing a standard interface between vendor-supplied pattern compilers and the modular test system, receiving a pattern source file, creating a pattern object metafile based on the pattern source file using the object file management framework, and testing the device under test through the test module using the pattern object metafile.Type: ApplicationFiled: August 13, 2004Publication date: July 14, 2005Applicant: Advantest America R&D Center, Inc.Inventors: Harsanjeet Singh, Ankan Pramanick, Mark Elston, Yoshifumi Tahara, Toshiaki Adachi
-
Publication number: 20050039079Abstract: There is provided a test emulator for emulating a test apparatus including a plurality of test modules for supplying test signal to devices under test respectively, including: a plurality of test module emulation sections for emulating the plurality of test modules generating the test signal based on different cycles, a control emulation section for emulating a control apparatus for controlling the test of the devices under test, a synchronous emulation section for generating test signal generating timings, at which each of the plurality of test module emulation sections is to generate the test signal in simulation corresponding to cycle time of the test module emulation section, based on instructions from the control emulation section, a timing alignment section for aligning the plurality of test signal generating timings generated by the synchronous emulation section in order of time, and outputting them one by one, and a schedule section for causing the test module emulation section corresponding to one ofType: ApplicationFiled: March 31, 2004Publication date: February 17, 2005Inventors: Shinsaku Higashi, Seiji Ichiyoshi, Ankan Pramanick, Mark Elston, Leon Chen, Robert Sauer, Ramachandran Krishnaswamy, Harsanjeet Singh, Toshiaki Adachi, Yoshihumi Tahara
-
Publication number: 20050022087Abstract: A method for integrating test modules in a modular test system is disclosed. The method includes controlling at least one test module and its corresponding device under test (DUT) with a controller, establishing a standard module control interface between a vendor-supplied test module and the modular test system with a module control framework, installing the vendor-supplied test module and a corresponding vendor-supplied control software module, where the vendor-supplied control software module is organized into a plurality of vendor-supplied module control components, configuring the modular test system based on the module control framework and the plurality of vendor-supplied module control components, and accessing the vendor-supplied test module in accordance with the plurality of vendor-supplied module control components using the module control framework.Type: ApplicationFiled: August 13, 2004Publication date: January 27, 2005Inventors: Ankan Pramanick, Mark Elston, Toshiaki Adachi
-
Publication number: 20040225459Abstract: Test program development for a semiconductor test system, such as automated test equipment (ATE), using object-oriented constructs is described. The invention provides a method for describing test system resources, test system configuration, module configuration, test sequence, test plan, test condition, test pattern, and timing information in general-purpose object-oriented constructs, e.g., C++ objects and classes. In particular, the modularity of program development is suitable for developing test programs for an open architecture semiconductor test system.Type: ApplicationFiled: February 6, 2004Publication date: November 11, 2004Applicant: Advantest CorporationInventors: Ramachandran Krishnaswamy, Harsanjeet Singh, Ankan Pramanick, Mark Elston, Leon Chen, Toshiaki Adachi, Yoshihumi Tahara
-
Patent number: 6311493Abstract: A turbo charger system (32) for a diesel engine (1) with a simple structure, but improved in output, torque and fuel consumption rate. A high-stage turbine (3) and low-stage turbine (4) are provided in series on an exhaust gas line (2) of the engine (1). A high-stage compressor (6), which is connected to the high-stage turbine (3), and a low-stage compressor (7), which is connected to the low-stage turbine (4), are provided in series on an intake air line (5) of the engine (1). A bypass line (20) with a valve (21) is provided over the high-stage turbine (3). The bypass valve (21) is completely or substantially completely closed until the engine (1) reaches its maximum torque point (14) so as to raise a supercharging pressure. From the maximum torque point (14) to the maximum output point (15), the bypass valve (21) is gradually opened to adjust the supercharging pressure. The bypass valve is completely or substantially completely opened at the maximum output point (15) to suppress the supercharging pressure.Type: GrantFiled: November 14, 2000Date of Patent: November 6, 2001Assignee: Isuzu Motors LimitedInventors: Hirokazu Kurihara, Takao Kodaira, Toshiaki Adachi, Takao Fujisaki, Takao Inoue, Naoki Yanagisawa
-
Patent number: 4995360Abstract: A swirl chamber is defined by an approximately spherical cavity formed in a cylinder head of an internal combustion engine with the radius of the swirl chamber being reduced in the direction the swirl flows in the swirl chamber. Therefore, the swirl is accelerated as it flows in the swirl chamber. The swirl chamber communicates with a main combustion chamber formed in a piston top via a passage formed in the cylinder head when the piston is at top dead center, and air in the main combustion chamber is forced into the swirl chamber due to the compression stroke of the piston. The passage is formed in a manner such that it has constant transverse section lengthwise and such that a part of the passage defines a tangential line of the swirl chamber. Therefore, the air forced into the swirl chamber passes through the passage with little friction loss, smoothly enters the swirl chamber and gains velocity in the swirl chamber.Type: GrantFiled: August 16, 1989Date of Patent: February 26, 1991Assignee: Isuzu Motors LimitedInventor: Toshiaki Adachi