Patents by Inventor Toshihiro Tsukagoshi
Toshihiro Tsukagoshi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220194079Abstract: A liquid discharge device includes a plurality of sets of a liquid chamber, a nozzle, a piezoelectric element, and an output waveform generator. The liquid chamber stores a liquid. The nozzle communicates with the liquid chamber. The piezoelectric element causes the liquid in the liquid chamber to be discharged from the nozzle as a droplet in response to application of a voltage to the piezoelectric element. The output waveform generator generates a drive waveform of the voltage applied to the piezoelectric element. The output waveform generator includes an output voltage selector to combine multiple voltages to generate the drive waveform and a slope switching selector to switch a slope of the drive waveform generated by the output voltage selector.Type: ApplicationFiled: December 17, 2021Publication date: June 23, 2022Applicant: Ricoh Company, Ltd.Inventors: Shunsuke Fujio, Toshihiro Tsukagoshi
-
Patent number: 11312132Abstract: There is provided a head driving device for causing a head to discharge droplets. The device includes a drive circuit, a first drive waveform generation circuit, a second drive waveform generation circuit, and a correction circuit. The drive circuit is configured to drive the head based on a plurality of drive waveforms to discharge the droplets. The first drive waveform generation circuit configured to generate a first drive waveform of the plurality of drive waveforms. The second drive waveform generation circuit is configured to generate a second drive waveform of the plurality of drive waveforms. The correction circuit is configured to correct the first drive waveform and the second drive waveform with reference to an intermediate potential.Type: GrantFiled: August 21, 2020Date of Patent: April 26, 2022Assignee: Ricoh Company, Ltd.Inventors: Tomohiro Mizutani, Katsuhiro Tobita, Toshihiro Tsukagoshi, Takatsugu Maeda
-
Publication number: 20210339525Abstract: A liquid discharge control device includes an adhesion state detector and circuitry. The adhesion state detector detects an adhesion state of a droplet adhering to a medium being conveyed. The droplet is discharged from a liquid discharge device. The circuitry controls a discharge operation of the liquid discharge device based on an operation parameter, determines a difference between the adhesion state of the droplet and a reference adhesion state of the droplet on the medium being conveyed, and updates the operation parameter based on a determination result.Type: ApplicationFiled: April 6, 2021Publication date: November 4, 2021Applicant: Ricoh Company, Ltd.Inventor: Toshihiro Tsukagoshi
-
Publication number: 20210060937Abstract: There is provided a head driving device for causing a head to discharge droplets. The device includes a drive circuit, a first drive waveform generation circuit, a second drive waveform generation circuit, and a correction circuit. The drive circuit is configured to drive the head based on a plurality of drive waveforms to discharge the droplets. The first drive waveform generation circuit configured to generate a first drive waveform of the plurality of drive waveforms. The second drive waveform generation circuit is configured to generate a second drive waveform of the plurality of drive waveforms. The correction circuit is configured to correct the first drive waveform and the second drive waveform with reference to an intermediate potential.Type: ApplicationFiled: August 21, 2020Publication date: March 4, 2021Applicant: Ricoh Company, Ltd.Inventors: Tomohiro Mizutani, Katsuhiro Tobita, Toshihiro Tsukagoshi, Takatsugu Maeda
-
Patent number: 8665003Abstract: A dead-time generating circuit includes a constant current circuit; a current generating circuit generating a capacitor-charge current; and a control circuit receiving a dead time control signal and a comparator signal. The control circuit generates a dead time generating signal based on the dead time control signal and the comparator signal, and a charge/discharge signal based on the dead time generating signal. Charging or discharging of a capacitor is controlled by the capacitor-charge current in accordance with the charge/discharge signal. A voltage of the capacitor is compared with a threshold voltage in order to generate a comparator signal when the voltage of the capacitor exceeds the threshold voltage. The control circuit generates the charge/discharge signal for a duration starting from a time when the delay time has elapsed from the rise or fall timing of the dead time control signal until the control circuit receives the comparator signal.Type: GrantFiled: September 3, 2010Date of Patent: March 4, 2014Assignee: Ricoh Company, Ltd.Inventors: Yasuo Ueda, Masashi Tokuda, Toshihiro Tsukagoshi
-
Publication number: 20120126735Abstract: A dead-time generating circuit includes a constant current circuit; a current generating circuit generating a capacitor-charge current; and a control circuit receiving a dead time control signal and a comparator signal. The control circuit generates a dead time generating signal based on the dead time control signal and the comparator signal, and a charge/discharge signal based on the dead time generating signal. Charging or discharging of a capacitor is controlled by the capacitor-charge current in accordance with the charge/discharge signal. A voltage of the capacitor is compared with a threshold voltage in order to generate a comparator signal when the voltage of the capacitor exceeds the threshold voltage. The control circuit generates the charge/discharge signal for a duration starting from a time when the delay time has elapsed from the rise or fall timing of the dead time control signal until the control circuit receives the comparator signal.Type: ApplicationFiled: September 3, 2010Publication date: May 24, 2012Inventors: Yasuo Ueda, Masashi Tokuda, Toshihiro Tsukagoshi
-
Patent number: 8004323Abstract: A PLL control circuit, which outputs a PLL clock in response to a reference clock, is provided with a frequency adjustment circuit which performs frequency adjustment such that the PLL clock frequency is substantially constant even when the reference clock varies. The frequency adjustment circuit changes a set value in a counter, which determines the PLL clock frequency, in accordance with the variation in the reference clock frequency.Type: GrantFiled: November 1, 2006Date of Patent: August 23, 2011Assignees: NEC Corporation, Ricoh Company, LtdInventors: Michihito Ootsuki, Masazumi Sukekawa, Mitsutaka Iwasaki, Toshihiro Tsukagoshi
-
Patent number: 7698484Abstract: An information processor that is connected to at least one other information processor via a network, includes a detecting unit that detects an optional device to be used for information processing, as a target optional device, installed on the other information processor, an issuing unit that issues an access request to use the target optional device to the other information processor, a receiving unit that receives an access permission for access to the target optional device from the other information processor, and a processing unit that performs the information processing with the target optional device.Type: GrantFiled: September 19, 2006Date of Patent: April 13, 2010Assignee: Ricoh Co., Ltd.Inventors: Junichi Ikeda, Koji Oshikiri, Noriyuki Terao, Atsuhiro Oizumi, Yutaka Maita, Satoru Numakura, Hiroo Kitagawa, Tomonori Tanaka, Hiroyuki Kimbara, Hidetake Tanaka, Iwao Hamaguchi, Keiichi Iwasaki, Toshihiro Tsukagoshi, Naoki Tsumura
-
Patent number: 7664904Abstract: A high-speed serial switch fabric is configured to perform a mapping of a traffic class that is capable of differentiating traffics onto a virtual channel. The high-speed serial switch fabric connects a plurality of devices. A traffic-class setting unit sets, when a conflict occurs between devices connected to the high-speed serial switch fabric, the traffic class for each of traffics in the devices having the conflict. A channel setting unit assigns each of set traffic classes to different virtual channels, and gives a priority of data communication to each of the set traffic classes.Type: GrantFiled: March 9, 2007Date of Patent: February 16, 2010Assignee: Ricoh Company, LimitedInventors: Koji Oshikiri, Noriyuki Terao, Junichi Ikeda, Atsuhiro Oizumi, Satoru Numakura, Yutaka Maita, Tomonori Tanaka, Hiroyuki Kimbara, Keiichi Iwasaki, Toshihiro Tsukagoshi, Iwao Hamaguchi, Hidetake Tanaka, Naoki Tsumura, Hiroo Kitagawa
-
Publication number: 20090267661Abstract: A PLL control circuit, which outputs a PLL clock in response to a reference clock, is provided with a frequency adjustment circuit which performs frequency adjustment such that the PLL clock frequency is substantially constant even when the reference clock varies. The frequency adjustment circuit changes a set value in a counter, which determines the PLL clock frequency, in accordance with the variation in the reference clock frequency.Type: ApplicationFiled: November 1, 2006Publication date: October 29, 2009Applicants: NEC CORPORATION, RICOH COMPANY, LTD.Inventors: Michihito Ootsuki, Masazumi Sukekawa, Mitsutaka Iwasaki, Toshihiro Tsukagoshi
-
Publication number: 20070211746Abstract: A high-speed serial switch fabric is configured to perform a mapping of a traffic class that is capable of differentiating traffics onto a virtual channel. The high-speed serial switch fabric connects a plurality of devices. A traffic-class setting unit sets, when a conflict occurs between devices connected to the high-speed serial switch fabric, the traffic class for each of traffics in the devices having the conflict. A channel setting unit assigns each of set traffic classes to different virtual channels, and gives a priority of data communication to each of the set traffic classes.Type: ApplicationFiled: March 9, 2007Publication date: September 13, 2007Inventors: Koji OSHIKIRI, Noriyuki Terao, Junichi Ikeda, Atsuhiro Oizumi, Satoru Numakura, Yutaka Maita, Tomonori Tanaka, Hiroyuki Kimbara, Keiichi Iwasaki, Toshihiro Tsukagoshi, Iwao Hamaguchi, Hidetake Tanaka, Naoki Tsumura, Hiroo Kitagawa
-
Publication number: 20070067551Abstract: An information processor that is connected to at least one other information processor via a network, includes a detecting unit that detects an optional device to be used for information processing, as a target optional device, installed on the other information processor, an issuing unit that issues an access request to use the target optional device to the other information processor, a receiving unit that receives an access permission for access to the target optional device from the other information processor, and a processing unit that performs the information processing with the target optional device.Type: ApplicationFiled: September 19, 2006Publication date: March 22, 2007Inventors: Junichi Ikeda, Koji Oshikiri, Noriyuki Terao, Atsuhiro Oizumi, Yutaka Maita, Satoru Numakura, Hiroo Kitagawa, Tomonori Tanaka, Hiroyuki Kimbara, Hidetake Tanaka, Iwao Hamaguchi, Keiichi Iwasaki, Toshihiro Tsukagoshi, Naoki Tsumura
-
Patent number: 5828384Abstract: A VRAM stores a plurality of patterns of image data, an offset register stores values which indicate definition starting positions from which display image data are defined from the plurality of patterns of image data, respectively, a horizontal counter counts dots in a horizontal scanning direction, and a vertical counter counts lines in vertical scanning direction. Address and control signals are successively provided for reading a respective line of the display image data from the VRAM within one horizontal scanning period, based on the values of the offset register and the value of the vertical counter. Each of two second storage devices has a storage capacity for storing a thus-read respective line of the image data.Type: GrantFiled: September 12, 1996Date of Patent: October 27, 1998Assignee: Ricoh Company, Ltd.Inventors: Keiichi Iwasaki, Toshihiro Tsukagoshi
-
Patent number: 5619617Abstract: A neuron unit processes a plurality of input signals and outputs an output signal which is indicative of a result of the processing. The neuron unit includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a generating part for generating new weight functions based on errors between the output signal of the forward process part and teaching signals and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part.Type: GrantFiled: September 30, 1993Date of Patent: April 8, 1997Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi
-
Patent number: 5581662Abstract: A hierarchical signal processing apparatus includes aggregates having logic operation portions. The apparatus compares a final output signal from a logic operation portion in a final aggregate with a teaching signal, and generates an error signal by taking a signal which exists only in the teaching signal as a positive error signal, and taking a signal which exists only in said final output signal as a negative error signal.Type: GrantFiled: May 15, 1995Date of Patent: December 3, 1996Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi
-
Patent number: 5504838Abstract: A neuron unit processes a plurality of input signals and outputs an output signal which is indicative of a result of the processing. The neuron unit includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a generating part for generating new weight functions based on an error signal representing an error between the output signal of the forward process part and a teaching signal and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part. The error signal includes first and second error signal components representing pulse densities.Type: GrantFiled: March 7, 1994Date of Patent: April 2, 1996Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi
-
Patent number: 5333241Abstract: A neuron unit processes a plurality of input signals and outputs an output signal which is indicative of a result of the processing. The neuron unit includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a generating part for generating new weight functions based on errors between the output signal of the forward process part and teaching signals and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part.Type: GrantFiled: May 28, 1992Date of Patent: July 26, 1994Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi
-
Patent number: 5327522Abstract: A neuron unit processes a plurality of input signals and for outputs an output signal which is indicative of a result of the processing, and includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a function generating part for generating new weight functions based on errors between the output signal of the forward process part and teaching signals and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part. The supplying part includes a memory for storing each weight function in the form of a binary value, and a generating circuit for generating a random pulse train based on each binary value stored in the memory.Type: GrantFiled: December 11, 1992Date of Patent: July 5, 1994Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi, Takahiro Watanabe, Shuji Motomura, Atsuo Hashimoto, Sugitaka Oteki, Satoshi Otsuki, Eiki Aono, Takashi Kitaguchi
-
Patent number: 5324991Abstract: A neuron unit processes a plurality of binary input signals and outputs a neuron output signal which is indicative of a result of the processing. The neuron unit is provided with a plurality of first gates respectively for carrying out a logical operation on a binary input signal and a weighting coefficient, a second gate for carrying out a logical operation on an excitatory output signal of each of the first gates, a third gate for carrying out a logic operation on an inhibitory output signal of each of the first gates, a fourth gate for synthesizing output signals of the second and third gates and outputting the neuron output signal, and a generating circuit for generating the weighting coefficients which are supplied to each of the first gates.Type: GrantFiled: December 11, 1992Date of Patent: June 28, 1994Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Atsuo Hashimoto, Sugitaka Oteki, Toshihiro Tsukagoshi, Satoshi Otsuki, Eiki Aono, Shuji Motomura, Takahiro Watanabe
-
Patent number: 5167006Abstract: A neuron unit processes a plurality of input signals and outputs an output signal which is indicative of a result of the processing. The neuron unit includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a generating part for generating new weight functions based on errors between the output signal of the forward process part and teaching signals and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part.Type: GrantFiled: December 18, 1990Date of Patent: November 24, 1992Assignee: Ricoh Company, Ltd.Inventors: Toshiyuki Furuta, Hiroyuki Horiguchi, Hirotoshi Eguchi, Yutaka Ebi, Tatsuya Furukawa, Yoshio Watanabe, Toshihiro Tsukagoshi