Patents by Inventor Toshinori Imai
Toshinori Imai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240148312Abstract: Provided are a recording and/or stimulation neural electrode that is flexible and can be tightly attached to the brain surface, and shows no deterioration in adhesiveness even when embedded for a long period of time; and a method using such neural electrode. A neural electrode of the present invention includes an attaching part having at least: an insulating sheet whose one surface serves as an attaching surface to be attached to the brain surface; and a conductive wiring formed on a surface of the insulating sheet that is opposite to the attaching surface, wherein multi-point electrode parts of the conductive wiring are exposed from hole parts of the insulating sheet, and wherein the insulating sheet is an elastomer thin film having a thickness of 2 to 100 ?m, and the conductive wiring has a thickness of 10 ?m or smaller.Type: ApplicationFiled: September 27, 2022Publication date: May 9, 2024Applicant: TOKYO INSTITUTE OF TECHNOLOGYInventors: Toshinori FUJIE, Eizo MIYASHITA, Ayano IMAI
-
Publication number: 20150008629Abstract: A spiral spring for reducing maximum stress value and variations in stress distribution. The spiral spring is elastically deformable from a minimally to maximally deformed state. In maximally deformed state, the spiral spring includes a non-contact section, wherein at least some spring material portions are adjacent in radial direction not contacting each other, and a contact section, wherein all spring material portions are adjacent in radial direction contacting each other. An inner reference portion is corresponding to a central angle of 80° or more and 160° or less about a spiral center along a direction of spiral portion extension with a reference line connecting the spiral center and outer contact portion, wherein the outer end portion and outer fixing member contact in maximally deformed state, the inner reference portion being on a radially spiral portion inner side. The contact section is on a radially inner reference portion outer side.Type: ApplicationFiled: November 7, 2012Publication date: January 8, 2015Applicant: CHO HATSUJO KABUSHIKI KAISHAInventors: Madoka Kuno, Takashi Gotoh, Shoji Ichikawa, Kazuyoshi Nono, Toshinori Imai
-
Patent number: 8212649Abstract: A semiconductor device according to the present invention includes: a lower-surface oxidation preventing insulating film formed on a lower surface of a metal resistor element; an upper-surface oxidation preventing insulating film formed on an upper surface of the metal resistor element; and a side-surface oxidation preventing insulating film formed only near a side surface of the metal resistor element by performing anisotropic etching after being deposited on a whole surface of a wafer in a process separated from the lower-surface oxidation preventing insulating film and the upper-surface oxidation preventing insulating film. According to the present invention, it is possible to prevent the increase of the resistance value due to the oxidation of the metal resistor element and also to prevent the increase of the parasitic capacitance between metal wiring layers without complicating the fabrication process.Type: GrantFiled: September 21, 2011Date of Patent: July 3, 2012Assignee: Hitachi, Ltd.Inventors: Tsuyoshi Fujiwara, Toshinori Imai, Kenichi Takeda, Hiromi Shimamoto
-
Patent number: 8183616Abstract: Provided is a technology capable of reducing parasitic capacitance of a capacitor while reducing the space occupied by the capacitor. A stacked structure is obtained by forming, over a capacitor composed of a lower electrode, a capacitor insulating film and an intermediate electrode, another capacitor composed of the intermediate electrode, another capacitor insulating film and an upper electrode. Since the intermediate electrode has a step difference, each of the distance between the intermediate electrode and lower electrode and the distance between the intermediate electrode and upper electrode in a region other than the capacitor formation region becomes greater than that in the capacitor formation region. For example, the lower electrode is brought into direct contact with the capacitor insulating film in the capacitor formation region, while the lower electrode is not brought into direct contact with the capacitor insulating film in the region other than the capacitor formation region.Type: GrantFiled: September 1, 2010Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventors: Tsuyoshi Fujiwara, Toshinori Imai, Takeshi Saikawa, Yoshinori Kawasaki, Mitsuhiro Toya, Shunji Mori, Yoshiyuki Okabe
-
Patent number: 8174355Abstract: A resistor R1 formed by forming a first resistor layer 5a of 20 nm thickness including a tantalum nitride film at a concentration of nitrogen of less than 30 at % and a second resistor layer of 5 nm thickness including a tantalum nitride film at a concentration of nitrogen of 30 at % or more successively by a reactive DC sputtering method using tantalum as a sputtering target material and using a gas mixture of argon and nitrogen as a sputtering gas, and then fabricating the first and the second resistor layers, in which the resistance change ratio of the resistor can be suppressed to less than 1% even when a thermal load is applied in the interconnection step, by the provision of the upper region at a concentration of nitrogen of 30 at % or more.Type: GrantFiled: July 3, 2008Date of Patent: May 8, 2012Assignee: Hitachi, Ltd.Inventors: Kenichi Takeda, Tsuyoshi Fujiwara, Toshinori Imai
-
Patent number: 8129275Abstract: In order to provide an anticorrosive technique for metal wirings formed by a chemical mechanical polishing (CMP) method, a process for manufacturing a semiconductor integrated circuit device according to the invention comprises the steps of: forming a metal layer of Cu (or a Cu alloy containing Cu as a main component) over the major face of a wafer and then planarizing the metal layer by a chemical mechanical polishing (CMP) method to form metal wirings; anticorroding the planarized major face of the wafer to form a hydrophobic protective film over the surfaces of the metal wirings; immersing the anticorroded major face of the wafer or keeping the same in a wet state so that it may not become dry; and post-cleaning the major face, kept in the wet state, of the wafer.Type: GrantFiled: February 5, 2010Date of Patent: March 6, 2012Assignee: Renesas Electronics CorporationInventors: Naofumi Ohashi, Junji Noguchi, Toshinori Imai, Hizuru Yamaguchi, Nobuo Owada, Kenji Hinode, Yoshio Homma, Seiichi Kondo
-
Publication number: 20120009756Abstract: A semiconductor device according to the present invention includes: a lower-surface oxidation preventing insulating film formed on a lower surface of a metal resistor element; an upper-surface oxidation preventing insulating film formed on an upper surface of the metal resistor element; and a side-surface oxidation preventing insulating film formed only near a side surface of the metal resistor element by performing anisotropic etching after being deposited on a whole surface of a wafer in a process separated from the lower-surface oxidation preventing insulating film and the upper-surface oxidation preventing insulating film. According to the present invention, it is possible to prevent the increase of the resistance value due to the oxidation of the metal resistor element and also to prevent the increase of the parasitic capacitance between metal wiring layers without complicating the fabrication process.Type: ApplicationFiled: September 21, 2011Publication date: January 12, 2012Inventors: Tsuyoshi FUJIWARA, Toshinori IMAI, Kenichi TAKEDA, Hiromi SHIMAMOTO
-
Patent number: 8048735Abstract: The present invention provides an MIM capacitor using a high-k dielectric film preventing degradation of breakdown field strength of the MIM capacitor and suppressing the increase of the leakage current. The MIM capacitor comprises a first metal interconnect, a fabricated capacitance film, a fabricated upper electrode, and a third metal interconnect. The MIM capacitor is realized by forming an interlayer dielectric film comprising silicon oxide so as to cover the first metal interconnect, then forming a first opening in the interlayer dielectric film to a region corresponding to a via hole layer in the interlayer dielectric film just above the first metal interconnect so as not to expose the upper surface of the first metal interconnect, then forming a second opening to the inside of the first opening so as to expose the surface of the first metal interconnect and then forming a capacitance film and a third metal interconnect.Type: GrantFiled: June 15, 2007Date of Patent: November 1, 2011Assignee: Hitachi, Ltd.Inventors: Kenichi Takeda, Tsuyoshi Fujiwara, Toshinori Imai
-
Patent number: 8040214Abstract: A semiconductor device according to the present invention includes: a lower-surface oxidation preventing insulating film formed on a lower surface of a metal resistor element; an upper-surface oxidation preventing insulating film formed on an upper surface of the metal resistor element; and a side-surface oxidation preventing insulating film formed only near a side surface of the metal resistor element by performing anisotropic etching after being deposited on a whole surface of a wafer in a process separated from the lower-surface oxidation preventing insulating film and the upper-surface oxidation preventing insulating film. According to the present invention, it is possible to prevent the increase of the resistance value due to the oxidation of the metal resistor element and also to prevent the increase of the parasitic capacitance between metal wiring layers without complicating the fabrication process.Type: GrantFiled: June 9, 2009Date of Patent: October 18, 2011Assignee: Hitachi, Ltd.Inventors: Tsuyoshi Fujiwara, Toshinori Imai, Kenichi Takeda, Hiromi Shimamoto
-
Patent number: 7981761Abstract: In this invention, the film thicknesses of an upper barrier film of a lower electrode of a capacitive element and an upper barrier film of a metallic interconnect layer formed in the same layer as this is made thicker than the film thicknesses of upper barrier films of other metallic interconnect layers. Moreover, in this invention, the film thickness of the upper barrier film of the lower electrode of the capacitive element is controlled to be 110 nm or more, more preferably, 160 nm or more. A decrease in the dielectric voltage of the capacitive dielectric film due to cracks in the upper barrier film does not occur and the deposition temperature of the capacitive dielectric film can be made higher, so that a semiconductor device having a MIM capacitor with high performance and high capacitance can be achieved, where the dielectric voltage of the capacitive dielectric film is improved.Type: GrantFiled: March 30, 2010Date of Patent: July 19, 2011Assignee: Hitachi, Ltd.Inventors: Toshinori Imai, Tsuyoshi Fujiwara, Hiroshi Ashihara, Akira Ootaguro, Yoshihiro Kawasaki
-
Publication number: 20100320568Abstract: Provided is a technology capable of reducing parasitic capacitance of a capacitor while reducing the space occupied by the capacitor. A stacked structure is obtained by forming, over a capacitor composed of a lower electrode, a capacitor insulating film and an intermediate electrode, another capacitor composed of the intermediate electrode, another capacitor insulating film and an upper electrode. Since the intermediate electrode has a step difference, each of the distance between the intermediate electrode and lower electrode and the distance between the intermediate electrode and upper electrode in a region other than the capacitor formation region becomes greater than that in the capacitor formation region. For example, the lower electrode is brought into direct contact with the capacitor insulating film in the capacitor formation region, while the lower electrode is not brought into direct contact with the capacitor insulating film in the region other than the capacitor formation region.Type: ApplicationFiled: September 1, 2010Publication date: December 23, 2010Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Tsuyoshi FUJIWARA, Toshinori IMAI, Takeshi SAIKAWA, Yoshihiro KAWASAKI, Mitsuhiro TOYA, Shunji MORI, Yoshiyuki OKABE
-
Publication number: 20100181647Abstract: In this invention, the film thicknesses of an upper barrier film of a lower electrode of a capacitive element and an upper barrier film of a metallic interconnect layer formed in the same layer as this is made thicker than the film thicknesses of upper barrier films of other metallic interconnect layers. Moreover, in this invention, the film thickness of the upper barrier film of the lower electrode of the capacitive element is controlled to be 110 nm or more, more preferably, 160 nm or more. A decrease in the dielectric voltage of the capacitive dielectric film due to cracks in the upper barrier film does not occur and the deposition temperature of the capacitive dielectric film can be made higher, so that a semiconductor device having a MIM capacitor with high performance and high capacitance can be achieved, where the dielectric voltage of the capacitive dielectric film is improved.Type: ApplicationFiled: March 30, 2010Publication date: July 22, 2010Inventors: Toshinori IMAI, Tsuyoshi Fujiwara, Hiroshi Ashihara, Akira Ootaguro, Yoshihiro Kawasaki
-
Publication number: 20100136786Abstract: In order to provide an anticorrosive technique for metal wirings formed by a chemical mechanical polishing (CMP) method, a process for manufacturing a semiconductor integrated circuit device according to the invention comprises the steps of: forming a metal layer of Cu (or a Cu alloy containing Cu as a main component) over the major face of a wafer and then planarizing the metal layer by a chemical mechanical polishing (CMP) method to form metal wirings; anticorroding the planarized major face of the wafer to form a hydrophobic protective film over the surfaces of the metal wirings; immersing the anticorroded major face of the wafer or keeping the same in a wet state so that it may not become dry; and post-cleaning the major face, kept in the wet state, of the wafer.Type: ApplicationFiled: February 5, 2010Publication date: June 3, 2010Inventors: Naofumi Ohashi, Junji Noguchi, Toshinori Imai, Hizuru Yamaguchi, Nobuo Owada, Kenji Hinode, Yoshio Homma, Seiichi Kondo
-
Patent number: 7659201Abstract: In order to provide an anticorrosive technique for metal wirings formed by a chemical mechanical polishing (CMP) method, a process for manufacturing a semiconductor integrated circuit device according to the invention comprises the steps of: forming a metal layer of Cu (or a Cu alloy containing Cu as a main component) over the major face of a wafer and then planarizing the metal layer by a chemical mechanical polishing (CMP) method to form metal wirings; anticorroding the planarized major face of the wafer to form a hydrophobic protective film over the surfaces of the metal wirings; immersing the anticorroded major face of the wafer or keeping the same in a wet state so that it may not become dry; and post-cleaning the major face, kept in the wet state, of the wafer.Type: GrantFiled: May 27, 2008Date of Patent: February 9, 2010Assignee: Renesas Technology Corp.Inventors: Naofumi Ohashi, Junji Noguchi, Toshinori Imai, Hizuru Yamaguchi, Nobuo Owada, Kenji Hinode, Yoshio Homma, Seiichi Kondo
-
Publication number: 20100013568Abstract: Provided is a technology capable of reducing parasitic capacitance of a capacitor while reducing the space occupied by the capacitor. A stacked structure is obtained by forming, over a capacitor composed of a lower electrode, a capacitor insulating film and an intermediate electrode, another capacitor composed of the intermediate electrode, another capacitor insulating film and an upper electrode. Since the intermediate electrode has a step difference, each of the distance between the intermediate electrode and lower electrode and the distance between the intermediate electrode and upper electrode in a region other than the capacitor formation region becomes greater than that in the capacitor formation region. For example, the lower electrode is brought into direct contact with the capacitor insulating film in the capacitor formation region, while the lower electrode is not brought into direct contact with the capacitor insulating film in the region other than the capacitor formation region.Type: ApplicationFiled: September 24, 2009Publication date: January 21, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Tsuyoshi FUJIWARA, Toshinori IMAI, Takeshi SAIKAWA, Yoshihiro KAWASAKI, Mitsuhiro TOYA, Shunji MORI, Yoshiyuki OKABE
-
Patent number: 7642652Abstract: A barrier layer and a copper film are successively formed on a silicon oxide film including a groove for wiring in the silicon oxide film and a silicon nitride film, both formed on a semiconductor substrate. Thereafter, the barrier layer and the copper film are removed from outside of the groove for wiring, thereby forming a wiring. Tungsten is selectively or preferentially grown on the wiring to selectively form a tungsten film on the wiring. After the formation of the copper film, a treatment with hydrogen may be performed. After the formation of the wiring, the semiconductor substrate may be cleaned with a cleaning solution capable of removing a foreign matter or a contaminant metal. After the formation of the wiring, a treatment with hydrogen is carried out.Type: GrantFiled: October 15, 2007Date of Patent: January 5, 2010Assignee: Renesas Technology Corp.Inventors: Tatsuyuki Saito, Naohumi Ohashi, Toshinori Imai, Junji Noguchi, Tsuyoshi Tamaru
-
Publication number: 20090302993Abstract: A semiconductor device according to the present invention includes: a lower-surface oxidation preventing insulating film formed on a lower surface of a metal resistor element; an upper-surface oxidation preventing insulating film formed on an upper surface of the metal resistor element; and a side-surface oxidation preventing insulating film formed only near a side surface of the metal resistor element by performing anisotropic etching after being deposited on a whole surface of a wafer in a process separated from the lower-surface oxidation preventing insulating film and the upper-surface oxidation preventing insulating film. According to the present invention, it is possible to prevent the increase of the resistance value due to the oxidation of the metal resistor element and also to prevent the increase of the parasitic capacitance between metal wiring layers without complicating the fabrication process.Type: ApplicationFiled: June 9, 2009Publication date: December 10, 2009Inventors: TSUYOSHI FUJIWARA, Toshinori Imai, Kenichi Takeda, Hiromi Shimamoto
-
Patent number: 7582901Abstract: An MIM capacitor using a high-permittivity dielectric film such as tantalum oxide. The MIM capacitor includes an upper electrode, a dielectric film, and a lower electrode. A second dielectric film and the dielectric film are formed between the upper electrode and the lower electrode, at the end of the MIM capacitor. The second dielectric film is formed to have an opening at the top of the lower electrode. The dielectric film abuts the lower electrode via the opening. The upper electrode is formed on the dielectric film. The upper electrode and the dielectric film are formed in such a manner as to embrace the opening entirely, and the second dielectric film and the lower electrode are formed so that the respective widths are the same as, or greater than, the widths of the upper electrode and the dielectric film.Type: GrantFiled: February 17, 2005Date of Patent: September 1, 2009Assignee: Hitachi, Ltd.Inventors: Kenichi Takeda, Tsuyoshi Fujiwara, Toshinori Imai, Tsuyoshi Ishikawa, Toshiyuki Mine, Makoto Miura
-
Patent number: 7510970Abstract: In order to provide an anticorrosive technique for metal wirings formed by a chemical mechanical polishing (CMP) method, a process for manufacturing a semiconductor integrated circuit device according to the invention comprises the steps of: forming a metal layer of Cu (or a Cu alloy containing Cu as a main component) over the major face of a wafer and then planarizing the metal layer by a chemical mechanical polishing (CMP) method to form metal wirings; anticorroding the planarized major face of the wafer to form a hydrophobic protective film over the surfaces of the metal wirings; immersing the anticorroded major face of the wafer or keeping the same in a wet state so that it may not become dry; and post-cleaning the major face, kept in the wet state, of the wafer.Type: GrantFiled: February 21, 2006Date of Patent: March 31, 2009Assignee: Renesas Technology Corp.Inventors: Naofumi Ohashi, Junji Noguchi, Toshinori Imai, Hizuru Yamaguchi, Nobuo Owada, Kenji Hinode, Yoshio Homma, Seiichi Kondo
-
Publication number: 20090015369Abstract: A resistor R1 formed by forming a first resistor layer 5a of 20 nm thickness including a tantalum nitride film at a concentration of nitrogen of less than 30 at % and a second resistor layer of 5 nm thickness including a tantalum nitride film at a concentration of nitrogen of 30 at % or more successively by a reactive DC sputtering method using tantalum as a sputtering target material and using a gas mixture of argon and nitrogen as a sputtering gas, and then fabricating the first and the second resistor layers, in which the resistance change ratio of the resistor can be suppressed to less than 1% even when a thermal load is applied in the interconnection step, by the provision of the upper region at a concentration of nitrogen of 30 at % or more.Type: ApplicationFiled: July 3, 2008Publication date: January 15, 2009Inventors: Kenichi TAKEDA, Tsuyoshi Fujiwara, Toshinori Imai