Patents by Inventor Toshiyuki Furusawa
Toshiyuki Furusawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050035802Abstract: A combination circuit is switched between an active state where power is supplied thereto in response to a control signal and an inactive state where power thereto is interrupted. A flip-flop circuit connected to an input terminal of the combination circuit stores an output signal of the combination circuit in response to a clock signal. The combination circuit is set to an operative state by the control signal immediately before the flip-flop circuit operates in response to the clock signal.Type: ApplicationFiled: September 21, 2004Publication date: February 17, 2005Inventors: Toshiyuki Furusawa, Daisuke Sonoda, Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Hidemasa Zama, Masahiro Kanazawa
-
Patent number: 6798238Abstract: A semiconductor integrated circuit, comprises a first reference voltage line; a second reference voltage line; a plurality of single logic circuits each including a plurality of transistors; a first switch having a first transistor provided between said first reference voltage line and said logic circuits, said first transistor having a higher threshold voltage than that of transistors in the logic circuits; and a second switch having a second transistor provided a between said second transistor having a higher threshold voltage than that of transistors in the logic circuits, said first and second switches being turned on when at least one of said single logic circuits is in operation, while said first and second switches being turned off when all of said single logic circuits are in standby state.Type: GrantFiled: February 26, 2003Date of Patent: September 28, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Munehito Mushiga, Katsuhiro Seta, Takeshi Yoshimoto, Toshiyuki Furusawa
-
Patent number: 6750680Abstract: There is provided a semiconductor integrated circuit, a logic operation circuit and a flip flop capable of operating at a high speed and having a leak electric current reduced. In a semiconductor integrated circuit according to the present invention, only a gate circuit on a critical path is constituted by an MT gate cell obtained by combining transistors having a low threshold voltage with transistors having a high threshold voltage, and any other gate circuit is constituted by a transistor having a high threshold voltage. Consequently, the gate circuit on the critical path can be operated at a high speed, and the overall leak electric current can be suppressed, thereby reducing the consumption power.Type: GrantFiled: June 20, 2001Date of Patent: June 15, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Hidemasa Zama, Masayuki Koizumi, Yukiko Ito, Kimiyoshi Usami, Naoyuki Kawabe, Masahiro Kanazawa, Toshiyuki Furusawa
-
Publication number: 20040078413Abstract: A computer device includes a computer processing circuit and a software development circuit. The computer processing circuit includes a first computing component and a first command control component, the first computing component performs calculations in accordance with a first control signal and the first control signal is generated by the first command control component based on a first program. The software development and support circuit includes a second computing component and a second command control component, the second computing component calculates in accordance with a second control signal and the second command control component generates the second control signal based on a second program. The software development and support circuit receives information of computing status of the computer processing circuit as numerical data, and the second computing component processes the numerical data responsive to the said second control signal.Type: ApplicationFiled: January 22, 2003Publication date: April 22, 2004Inventors: Takeshi Yoshimoto, Toshiyuki Furusawa
-
Patent number: 6643677Abstract: A digital signal processor (DSP) of high speed and high precision is disclosed. The DSP (i.e., digital arithmetic integrated circuit) comprises: an arithmetic data storing memory (11) for storing arithmetic data and for outputting, in one instruction cycle, first and second arithmetic data strings each composed of a plurality of bits, the first arithmetic data string being composed of m-bits of at least a predetermined unit word length and the second arithmetic data string being composed of (m×n)-bits of a unit word length; two arithmetic operand storing registers (12) for storing the first and second arithmetic data strings outputted by said arithmetic data storing memory, respectively; an arithmetic logical unit for executing arithmetic operation on the basis of the two operands outputted by said arithmetic operand storing registers in one instruction cycle (13); and an arithmetic result storing register (15) for storing the arithmetic results outputted by said arithmetic logical unit.Type: GrantFiled: February 14, 2000Date of Patent: November 4, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Furusawa, Yusei Itaya, Masaru Ozeki
-
Publication number: 20030160634Abstract: A semiconductor integrated circuit, comprises a first reference voltage line; a second reference voltage line;Type: ApplicationFiled: February 26, 2003Publication date: August 28, 2003Applicant: Kabushiki Kaisha ToshibaInventors: Munehito Mushiga, Katsuhiro Seta, Takeshi Yoshimoto, Toshiyuki Furusawa
-
Patent number: 6586982Abstract: A combination circuit is switched between an active state where power is supplied thereto in response to a control signal and an inactive state where power thereto is interrupted. A flip-flop circuit connected to an input terminal of the combination circuit stores an output signal of the combination circuit in response to a clock signal. The combination circuit is set to an operative state by the control signal immediately before the flip-flop circuit operates in response to the clock signal.Type: GrantFiled: September 21, 2001Date of Patent: July 1, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Furusawa, Daisuke Sonoda, Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Hidemasa Zama, Masahiro Kanazawa
-
Publication number: 20030102898Abstract: A combination circuit is switched between an active state where power is supplied thereto in response to a control signal and an inactive state where power thereto is interrupted. A flip-flop circuit connected to an input terminal of the combination circuit stores an output signal of the combination circuit in response to a clock signal. The combination circuit is set to an operative state by the control signal immediately before the flip-flop circuit operates in response to the clock signal.Type: ApplicationFiled: January 14, 2003Publication date: June 5, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiyuki Furusawa, Daisuke Sonoda, Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Hidemasa Zama, Masahiro Kanazawa
-
Patent number: 6493856Abstract: An automatic circuit generation methods and apparatus (1) provide a desired circuit performance by reducing a leakage current during both a standby state and an active state, where cells having only High-Vth and Mt cells having both High-Vth transistors and Low-Vth translators are optimally mixed in a logical circuit. It is thereby possible to suppress efficiently the leakage current, in a design stage, generated according to miniaturization of LSI layout design and also lowering a supply voltage to the LSI.Type: GrantFiled: June 29, 2001Date of Patent: December 10, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Kimiyoshi Usami, Naoyuki Kawabe, Masahiro Kanazawa, Masayuki Koizumi, Hidemasa Zama, Toshiyuki Furusawa
-
Patent number: 6427205Abstract: In a digital signal processor for pipeline processing divided into at least three steps, i.e., instruction fetch cycle, instruction decode cycle and instruction execution cycle, a value of a register (A) is put on a data bus assuming the condition is consistent when a condition execution instruction is decoded in an instruction decoder (14). Then, in the instruction execution cycle of the condition execution instruction, a register (B) introduced the value on the data bus when upon consistency of the condition. As a result, even before a condition flag (Z) changes as a result of execution of the instruction for generating the condition in the instruction execution cycle, the condition execution instruction can be decoded. Thus, the processor may omit an instruction other than “condition generation instruction or condition execution instruction” which was conventionally required.Type: GrantFiled: June 29, 1999Date of Patent: July 30, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Mori, Toshiyuki Furusawa, Daisuke Sonoda
-
Publication number: 20020036529Abstract: A combination circuit is switched between an active state where power is supplied thereto in response to a control signal and an inactive state where power thereto is interrupted. A flip-flop circuit connected to an input terminal of the combination circuit stores an output signal of the combination circuit in response to a clock signal. The combination circuit is set to an operative state by the control signal immediately before the flip-flop circuit operates in response to the clock signal.Type: ApplicationFiled: September 21, 2001Publication date: March 28, 2002Inventors: Toshiyuki Furusawa, Daisuke Sonoda, Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Hidemasa Zama, Masahiro Kanazawa
-
Publication number: 20020008545Abstract: There is provided a semiconductor integrated circuit, a logic operation circuit and a flip flop capable of operating at a high speed and having a leak electric current reduced.Type: ApplicationFiled: June 20, 2001Publication date: January 24, 2002Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidemasa Zama, Masayuki Koizumi, Yukiko Ito, Kimiyoshi Usami, Naoyuki Kawabe, Masahiro Kanazawa, Toshiyuki Furusawa
-
Publication number: 20020002701Abstract: An automatic circuit generation methods and apparatus (1) provide a desired circuit performance by reducing a leakage current during both a standby state and an active state, where cells having only High-Vth and Mt cells having both High-Vth transistors and Low-Vth translators are optimally mixed in a logical circuit. It is thereby possible to suppress efficiently the leakage current, in a design stage, generated according to miniaturization of LSI layout design and also lowering a supply voltage to the LSI.Type: ApplicationFiled: June 29, 2001Publication date: January 3, 2002Inventors: Kimiyoshi Usami, Naoyuki Kawabe, Masahiro Kanazawa, Masayuki Koizumi, Hidemasa Zama, Toshiyuki Furusawa
-
Publication number: 20010051968Abstract: A digital signal processor (DSP) of high speed and high precision is disclosed. The DSP (i.e., digital arithmetic integrated circuit) comprises: an arithmetic data storing memory (11) for storing arithmetic data and for outputting, in one instruction cycle, first and second arithmetic data strings each composed of a plurality of bits, the first arithmetic data string being composed of m-bits of at least a predetermined unit word length and the second arithmetic data string being composed of (m×n)-bits of a unit word length; two arithmetic operand storing registers (12) for storing the first and second arithmetic data strings outputted by said arithmetic data storing memory, respectively; an arithmetic logical unit for executing arithmetic operation on the basis of the two operands outputted by said arithmetic operand storing registers in one instruction cycle (13); and an arithmetic result storing register (15) for storing the arithmetic results outputted by said arithmetic logical unit.Type: ApplicationFiled: February 14, 2000Publication date: December 13, 2001Inventors: Toshiyuki Furusawa, Yusei Itaya, Masaru Oseki
-
Patent number: 6070180Abstract: A digital signal processor (DSP) of high speed and high precision is disclosed. The DSP (i.e., digital arithmetic integrated circuit) comprises: an arithmetic data storing memory (11) for storing arithmetic data and for outputting, in one instruction cycle, first and second arithmetic data strings each composed of a plurality of bits, the first arithmetic data string being composed of m-bits of at least a predetermined unit wiord length and the second arithmetic data string being composed of (m.times.n)-bits of a unit word length; two arithmetic operand storing registers (12) for storing the first and second arithmetic data strings outputted by said arithmetic data storing memory, respectively; an arithmetic logical unit for executing arithmetic operation on the basis of the two operands outputted by said arithmetic operand storing registers in one instruction cycle (13); and an arithmetic result storing register (15) for storing the arithmetic results outputted by said arithmetic logical unit.Type: GrantFiled: June 4, 1996Date of Patent: May 30, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Furusawa, Yusei Itaya, Masaru Ozeki
-
Patent number: 5490277Abstract: A digital computation integrated circuit has instruction memory for storing an instruction data, a store address designating part for designating a storing address of the instruction data in the instruction memory and for outputting the instruction data; an instruction decoder for receiving the instruction data outputted from the instruction memory and for converting the instruction data into a control signal to be outputted; an address determining part for determining an address necessary to reproduce history of a program when decoding result by the instruction decoder is found that the instruction data represent nonsequential progress of a program; and an address memory for storing the address necessary to reproduce history of a program in a storing address thereof designated by the storing address determining part.Type: GrantFiled: December 23, 1992Date of Patent: February 6, 1996Assignee: Kabushiki Kaisha ToshibaInventor: Toshiyuki Furusawa