Patents by Inventor Toyokazu Sakata
Toyokazu Sakata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9773678Abstract: A method for manufacturing a semiconductor substrate may comprise irradiating a surface of a first semiconductor layer and a surface of a second semiconductor layer with one or more types of first impurity in a vacuum. The method may comprise bonding the surface of the first semiconductor layer and the surface of the second semiconductor layer to each other in the vacuum. The method may comprise applying heat treatment to the semiconductor substrate produced in the bonding. The first impurity may be an inert impurity that does not generate carriers in the first and second semiconductor layers. The heat treatment may be applied such that a width of an in-depth concentration profile of the first impurity contained in the first and second semiconductor layers is narrower after execution of the heat treatment than before the execution of the heat treatment.Type: GrantFiled: July 9, 2015Date of Patent: September 26, 2017Assignees: KABUSHIKI KAISHA TOYOTA JIDOSHOKKI, SICOXS CORPORATIONInventors: Ko Imaoka, Motoki Kobayashi, Hidetsugu Uchida, Kuniaki Yagi, Takamitsu Kawahara, Naoki Hatta, Akiyuki Minami, Toyokazu Sakata, Tomoatsu Makino, Mitsuharu Kato
-
Patent number: 9761479Abstract: A technique disclosed herein relates to a manufacturing method for a semiconductor substrate having the bonded interface with high bonding strength without forming an oxide layer at the bonded interface also for the substrate having surface that is hardly planarized. The manufacturing method for the semiconductor substrate may include an amorphous layer formation process in which a first amorphous layer is formed by modifying a surface of a support substrate and a second amorphous layer is formed by modifying a surface of a single-crystalline layer of a semiconductor. The manufacturing method may include a contact process in which the first amorphous layer and the second amorphous layer are contacted with each other. The manufacturing method may include a heat treatment process in which the support substrate and single-crystalline layer are heat-treated with the first amorphous layer and the second amorphous layer being in contact with each other.Type: GrantFiled: July 3, 2014Date of Patent: September 12, 2017Assignees: KABUSHIKI KAISHA TOYOTA JIDOSHOKKI, SICOXS CORPORATION, NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGYInventors: Ko Imaoka, Motoki Kobayashi, Hidetsugu Uchida, Kuniaki Yagi, Takamitsu Kawahara, Naoki Hatta, Akiyuki Minami, Toyokazu Sakata, Tomoatsu Makino, Hideki Takagi, Yuuichi Kurashima
-
Publication number: 20170213735Abstract: A method for manufacturing a semiconductor substrate may comprise irradiating a surface of a first semiconductor layer and a surface of a second semiconductor layer with one or more types of first impurity in a vacuum. The method may comprise bonding the surface of the first semiconductor layer and the surface of the second semiconductor layer to each other in the vacuum. The method may comprise applying heat treatment to the semiconductor substrate produced in the bonding. The first impurity may be an inert impurity that does not generate carriers in the first and second semiconductor layers. The heat treatment may be applied such that a width of an in-depth concentration profile of the first impurity contained in the first and second semiconductor layers is narrower after execution of the heat treatment than before the execution of the heat treatment.Type: ApplicationFiled: July 9, 2015Publication date: July 27, 2017Applicants: KABUSHIKI KAISHA TOYOTA JIDOSHOKKI, SICOXS CORPORATIONInventors: Ko IMAOKA, Motoki KOBAYASHI, Hidetsugu UCHIDA, Kuniaki YAGI, Takamitsu KAWAHARA, Naoki HATTA, Akiyuki MINAMI, Toyokazu SAKATA, Tomoatsu MAKINO, Mitsuharu KATO
-
Publication number: 20160204023Abstract: A technique disclosed herein relates to a manufacturing method for a semiconductor substrate having the bonded interface with high bonding strength without forming an oxide layer at the bonded interface also for the substrate having surface that is hardly planarized. The manufacturing method for the semiconductor substrate may include an amorphous layer formation process in which a first amorphous layer is formed by modifying a surface of a support substrate and a second amorphous layer is formed by modifying a surface of a single-crystalline layer of a semiconductor. The manufacturing method may include a contact process in which the first amorphous layer and the second amorphous layer are contacted with each other. The manufacturing method may include a heat treatment process in which the support substrate and single-crystalline layer are heat-treated with the first amorphous layer and the second amorphous layer being in contact with each other.Type: ApplicationFiled: July 3, 2014Publication date: July 14, 2016Applicants: KABUSHIKI KAISHA TOYOTA JIDOSHOKKI, SICOXS CORPORATION, NATIONAL INSTITUTE OF ADVANCED INDUSTRIAL SCIENCE AND TECHNOLOGYInventors: Ko IMAOKA, Motoki KOBAYASHI, Hidetsugu UCHIDA, Kuniaki YAGI, Takamitsu KAWAHARA, Naoki HATTA, Akiyuki MINAMI, Toyokazu SAKATA, Tomoatsu MAKINO, Hideki TAKAGI, Yuuichi KURASHIMA
-
Patent number: 7713863Abstract: A method for manufacturing a dual damascene structure includes forming a wiring layer over a substrate, forming an inorganic insulating film over the wiring layer, forming a via hole in the inorganic insulating film using a first resist pattern with an opening as an etching mask, removing the first resist pattern, forming an organic insulating film on the inorganic insulating film and in the via hole, forming a hard mask on the organic insulating film, forming a hard mask pattern using a second resist pattern with an opening on the hard mask as an etching mask, forming a wiring groove by etching the organic insulating film using the second resist pattern and the hard mask pattern as etching masks until the organic insulating film inside the via hole is eliminated and simultaneously eliminating the second resist pattern, and implanting a conductive substance into the via hole and wiring groove.Type: GrantFiled: April 28, 2008Date of Patent: May 11, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Toyokazu Sakata
-
Patent number: 7566617Abstract: A base substrate is first prepared, and a high dielectric amorphous film composed of a high permittivity material is formed over the base substrate. Next, an amorphous silicon film is formed over the high dielectric amorphous film with an amorphization temperature of the high permittivity material as a deposition temperature. Then, the amorphous silicon film is processed by a photolithography method and dry etching to form gate electrode forming films. Wet etching with the gate electrode forming films as masks is next performed to allow portions of the high dielectric amorphous film, which are covered with the gate electrode forming films to remain and remove exposed portions of the high dielectric amorphous film. Next, the gate electrode forming films are thermally treated to reform amorphous silicon into polysilicon so as to constitute gate electrodes.Type: GrantFiled: March 3, 2006Date of Patent: July 28, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Toyokazu Sakata
-
Publication number: 20080318409Abstract: A method for manufacturing a dual damascene structure includes forming a wiring layer over a substrate, forming an inorganic insulating film over the wiring layer, forming a via hole in the inorganic insulating film using a first resist pattern with an opening as an etching mask, removing the first resist pattern, forming an organic insulating film on the inorganic insulating film and in the via hole, forming a hard mask on the organic insulating film, forming a hard mask pattern using a second resist pattern with an opening on the hard mask as an etching mask, forming a wiring groove by etching the organic insulating film using the second resist pattern and the hard mask pattern as etching masks until the organic insulating film inside the via hole is eliminated and simultaneously eliminating the second resist pattern, and implanting a conductive substance into the via hole and wiring groove.Type: ApplicationFiled: April 28, 2008Publication date: December 25, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Toyokazu Sakata
-
Patent number: 7338881Abstract: A method for manufacturing a semiconductor element includes preparing an SOI layer having a transistor forming area and an element isolation area, forming an oxidation-resistant mask layer on the SOI layer, forming a resist mask over the transistor forming area on the oxidation-resistant mask layer, a first etching that etches the oxidation-resistant mask layer using the resist mask so that a predetermined thickness of the oxidation-resistant mask layer remains, a second etching that etches the remaining oxidation-resistant mask layer, using the resist mask and exposing the SOI layer at the element isolation area, and oxidizing the exposed SOI layer using the remaining oxidation-resistant mask layer, to form an element isolation layer. An etching rate during the first etching is higher than during the second etching and a silicon-to-etching selection ratio during the second etching is higher than during the first etching.Type: GrantFiled: September 30, 2005Date of Patent: March 4, 2008Assignee: Oki Electric Industry Co., Ltd.Inventors: Toyokazu Sakata, Kousuke Hara
-
Patent number: 7300882Abstract: An etching method for plasma-etching a low-k film, wherein the plasma etching is conducted under an etching gas atmosphere including a fluorocarbon gas, O2 gas and Ar gas, and under the conditions of a pressure of 60 mTorr (7999.32 mPa) or higher and a high-frequency output (RF power) of 600 W or less.Type: GrantFiled: November 26, 2003Date of Patent: November 27, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Toyokazu Sakata
-
Publication number: 20070072403Abstract: A method for fabricating a semiconductor device includes the steps of forming a high-k layer insulating layer on a SOI substrate; forming a gate electrode layer on the high-k insulating layer; forming a resist layer on the gate electrode layer; removing selectively the gate electrode layer using the resist layer as a mask; and removing the resist layer by an ashing process using a gas that does not comprise oxygen.Type: ApplicationFiled: September 26, 2006Publication date: March 29, 2007Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Toyokazu Sakata
-
Publication number: 20060205208Abstract: A method for manufacturing a semiconductor device with a dual damascene structure is comprising the steps of preparing a semiconductor substrate, forming a first wiring layer over said semiconductor substrate, forming an inorganic insulating film over said first wiring layer, forming a via hole in said inorganic insulating film by forming a first resist pattern with an opening on said inorganic insulating film and by etching said inorganic insulating film with said first resist pattern as an etching mask, eliminating said first resist pattern, forming an organic insulating film so that said organic insulting film covers an upper side of said inorganic insulating film and an interior of said via hole, forming a hard mask on said organic insulating film, forming a hard mask pattern by forming a second resist pattern with an opening on said hard mask and by etching said hard mask with said second resist pattern as an etching mask, forming a wiring groove by etching said organic insulating film with said second rType: ApplicationFiled: December 20, 2005Publication date: September 14, 2006Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Toyokazu Sakata
-
Publication number: 20060199327Abstract: A base substrate is first prepared, and a high dielectric amorphous film composed of a high permittivity material is formed over the base substrate. Next, an amorphous silicon film is formed over the high dielectric amorphous film with an amorphization temperature of the high permittivity material as a deposition temperature. Then, the amorphous silicon film is processed by a photolithography method and dry etching to form gate electrode forming films. Wet etching with the gate electrode forming films as masks is next performed to allow portions of the high dielectric amorphous film, which are covered with the gate electrode forming films to remain and remove exposed portions of the high dielectric amorphous film. Next, the gate electrode forming films are thermally treated to reform amorphous silicon into polysilicon so as to constitute gate electrodes.Type: ApplicationFiled: March 3, 2006Publication date: September 7, 2006Inventor: Toyokazu Sakata
-
Publication number: 20060105540Abstract: A method for manufacturing a semiconductor element comprised of an SOI structure including an SOI layer comprises the steps of preparing the SOI layer having a transistor forming area and an element isolation area on a surface thereof, forming an oxidation-resistant mask layer on the surface of the SOI layer, forming a resist mask in an area corresponding to the trnasistor forming area on the oxidation-resistant mask layer, a first etching step for etching the oxidation-resistant mask layer using the resist mask in such a manner that the oxidation-resistant mask layer remains by a predetermined thickness, a second etching step for etching the oxidation-resistant mask layer allowed to remain by the predetermined thickness in accordance with the first etching step, using the resist mask and exposing the SOI layer of a portion corresponding to the element isolation area, and oxidizing the exposed SOI layer by a LOCOS method using the oxidation-resistant mask layer allowed to remain in accordance with the secondType: ApplicationFiled: September 30, 2005Publication date: May 18, 2006Inventors: Toyokazu Sakata, Kousuke Hara
-
Patent number: 7015137Abstract: This invention provides a semiconductor device that can ensure that stress on the nitride film is not increased or is reduced, and that can prevent an increase in interconnection capacity. The semiconductor device comprises a underlayer, a base oxide film that is formed on this underlayer, a nitride film pattern with a hole pattern that is provided on this base oxide film, holes that penetrate the base oxide film, an upper oxide film provided on the base oxide film to cover the nitride film pattern, wiring grooves provided through the upper oxide film in which part of the nitride film pattern including the hole pattern is exposed, and wiring metal that fills the holes and wiring grooves. The nitride film pattern is formed with such a shape and size that surrounds the outside of the wiring grooves and is separate from neighbouring nitride film patterns.Type: GrantFiled: April 28, 2004Date of Patent: March 21, 2006Assignee: Oki Electric Industry Co., Ltd.Inventors: Toyokazu Sakata, Hidenori Inui
-
Patent number: 6930035Abstract: The present invention provides an auxiliary semiconductor device fabrication method that forms wiring 113 by using the wiring groove 108 that is formed in the sacrificial oxide film 104. An interlayer insulating film is formed by removing, by means of etching, the sacrificial oxide film that is used as a mold for the wiring layer formation and then allowing the porous Low-k film to fill the region from which the sacrificial oxide film has been removed.Type: GrantFiled: December 30, 2003Date of Patent: August 16, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Toyokazu Sakata
-
Publication number: 20040266169Abstract: The present invention provides an auxiliary semiconductor device fabrication method that forms wiring 113 by using the wiring groove 108 that is formed in the sacrificial oxide film 104. An interlayer insulating film is formed by removing, by means of etching, the sacrificial oxide film that is used as a mold for the wiring layer formation and then allowing the porous Low-k film to fill the region from which the sacrificial oxide film has been removed.Type: ApplicationFiled: December 30, 2003Publication date: December 30, 2004Inventor: Toyokazu Sakata
-
Publication number: 20040242011Abstract: An etching method for plasma-etching a low-k film, wherein the plasma etching is conducted under an etching gas atmosphere including a fluorocarbon gas, O2 gas and Ar gas, and under the conditions of a pressure of 60 mTorr (7999.32 mPa) or higher and a high-frequency output (RF power) of 600 W or less.Type: ApplicationFiled: November 26, 2003Publication date: December 2, 2004Inventor: Toyokazu Sakata
-
Patent number: 6825566Abstract: This invention provides a semiconductor device that can ensure that stress on the nitride film is not increased or is reduced, and that can prevent an increase in interconnection capacity. The semiconductor device comprises a underlayer, a base oxide film that is formed on this underlayer, a nitride film pattern with a hole pattern that is provided on this base oxide film, holes that penetrate the base oxide film, an upper oxide film provided on the base oxide film to cover the nitride film pattern, wiring grooves provided through the upper oxide film in which part of the nitride film pattern including the hole pattern is exposed, and wiring metal that fills the holes and wiring grooves. The nitride film pattern is formed with such a shape and size that surrounds the outside of the wiring grooves and is separate from neighbouring nitride film patterns.Type: GrantFiled: December 15, 2000Date of Patent: November 30, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Toyokazu Sakata, Hidenori Inui
-
Publication number: 20040203226Abstract: This invention provides a semiconductor device that can ensure that stress on the nitride film is not increased or is reduced, and that can prevent an increase in interconnection capacity. The semiconductor device comprises a underlayer, a base oxide film that is formed on this underlayer, a nitride film pattern with a hole pattern that is provided on this base oxide film, holes that penetrate the base oxide film, an upper oxide film provided on the base oxide film to cover the nitride film pattern, wiring grooves provided through the upper oxide film in which part of the nitride film pattern including the hole pattern is exposed, and wiring metal that fills the holes and wiring grooves. The nitride film pattern is formed with such a shape and size that surrounds the outside of the wiring grooves and is separate from neighbouring nitride film patterns.Type: ApplicationFiled: April 28, 2004Publication date: October 14, 2004Applicant: Oki Electric Industry Co., Ltd.Inventors: Toyokazu Sakata, Hidenori Inui
-
Patent number: 6790761Abstract: A semiconductor device having conductive paths separated by cavities is formed by depositing organic spin-on glass between the conductive paths, forming gaps between the organic spin-on glass and the conductive paths, and then removing the organic spin-on glass through the gaps. The gaps may be formed as a dummy pattern of via holes that are misaligned with the conductive paths, so that they extend past the upper surfaces of the conductive paths and form fine slits beside the conductive paths. This method of removing the spin-on glass leaves cavities that are free of unwanted oxide residue and debris, thereby minimizing the capacitive coupling between adjacent conductive paths.Type: GrantFiled: January 10, 2003Date of Patent: September 14, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Toyokazu Sakata