Patents by Inventor Tri Hoang
Tri Hoang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8416001Abstract: A transmitter circuit is operable to provide an output signal in response to a first periodic signal. A multiplexer circuit is operable to provide a second periodic signal as a selected signal during a first phase of operation. The multiplexer circuit is operable to provide the output signal of the transmitter circuit as the selected signal during a second phase of operation. A sampler circuit is operable to generate first samples of the selected signal during the first phase of operation. The sampler circuit is operable to generate second samples of the selected signal during the second phase of operation. A duty cycle control circuit is operable to adjust a duty cycle of the first periodic signal based on the first and the second samples.Type: GrantFiled: April 8, 2011Date of Patent: April 9, 2013Assignee: Altera CorporationInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Yanjing Ke
-
Patent number: 8416898Abstract: A circuit includes a receiver circuit, a decision feedback equalizer circuit, and a control loop circuit. The receiver circuit receives a data signal and generates an input signal in response to the data signal. The decision feedback equalizer circuit includes a tap driver and a first current source coupled to the tap driver. The tap driver drives the input signal based on a tap weight. The control loop circuit varies a current through the first current source based on variations in the input signal to reduce changes in the tap weight that are caused by the variations in the input signal.Type: GrantFiled: June 11, 2009Date of Patent: April 9, 2013Assignee: Altera CorporationInventors: Mei Luo, Thungoc M. Tran, Tim Tri Hoang, Tin H. Lai
-
Patent number: 8406258Abstract: One embodiment relates to an integrated circuit which includes multiple communication channels, a clock multiplexer in each channel, two low-jitter clock generator circuits, and clock distribution circuitry. Each channel includes circuitry arranged to communicate a serial data stream using a reference clock signal, and the clock multiplexer in each channel is configured to select the reference clock signal from a plurality of input clock signals. The first low-jitter clock generator circuit is arranged to generate a first clock signal using a first inductor-capacitor-based oscillator circuit, and the second low-jitter clock generator circuit is arranged to generate a second clock signal using a second inductor-capacitor-based oscillator circuit The first and second inductor-capacitor-based oscillator circuits have different tuning ranges. The clock distribution circuitry is arranged to input the first and second low-jitter clock signals to each said clock multiplexer.Type: GrantFiled: April 1, 2010Date of Patent: March 26, 2013Assignee: Altera CorporationInventors: Wilson Wong, Tim Tri Hoang, Thungoc M. Tran, Sergey Shumarayev, Allen Chan
-
Patent number: 8294500Abstract: A phase interpolator circuit includes first and second transistors coupled to form a differential pair, a load circuit, a first set of switch circuits, a second set of switch circuits, and a current source. The first set of switch circuits are coupled between the first transistor and the load circuit. The second set of switch circuits are coupled between the second transistor and the load circuit. The current source provides current for the differential pair.Type: GrantFiled: November 18, 2009Date of Patent: October 23, 2012Assignee: Altera CorporationInventors: Vinh Van Ho, Tien Duc Pham, Tim Tri Hoang, Van Ton-That
-
Patent number: 8290750Abstract: Signal detection circuitry for a serial interface oversamples the input—i.e., samples the input multiple times per clock cycle—so that the likelihood of missing a signal is reduced. Sampling may be done with a regenerative latch which has a large bandwidth and can latch a signal at high speed. The amplitude threshold for detection may be programmable, particularly in a programmable device. Thus, between the use of a regenerative latch which is likely to catch any signal that might be present, and the use of oversampling to avoid the problem of sampling at the wrong time, the likelihood of failing to detect a signal is greatly diminished. Logic, such as a state machine, may be used to determine whether the samples captured s do or do not represent a signal. That logic may be programmable, allowing a user to set various parameters for signal detection.Type: GrantFiled: February 28, 2011Date of Patent: October 16, 2012Assignee: Altera CorporationInventors: Wilson Wong, Allen Chan, Sergey Shumarayev, Thungoc M. Tran, Tim Tri Hoang, Weiqi Ding
-
Publication number: 20120256670Abstract: A transmitter circuit is operable to provide an output signal in response to a first periodic signal. A multiplexer circuit is operable to provide a second periodic signal as a selected signal during a first phase of operation. The multiplexer circuit is operable to provide the output signal of the transmitter circuit as the selected signal during a second phase of operation. A sampler circuit is operable to generate first samples of the selected signal during the first phase of operation. The sampler circuit is operable to generate second samples of the selected signal during the second phase of operation. A duty cycle control circuit is operable to adjust a duty cycle of the first periodic signal based on the first and the second samples.Type: ApplicationFiled: April 8, 2011Publication date: October 11, 2012Applicant: ALTERA CORPORATIONInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Yanjing Ke
-
Patent number: 8228102Abstract: One embodiment relates to an integrated circuit including a first strip of phase-locked loop (PLL) circuits on a first side of the integrated circuit, and a second strip of PLL circuits on a second side of the integrated circuit which is opposite from the first side. The PLL circuits in the first and second strips may be configured by programming the integrated circuit. Another embodiment relates to an integrated circuit including a plurality of phase-locked loop (PLL) circuits and a plurality of physical media attachment (PMA) triplet modules adjacent to the plurality of PLL circuits. Each PMA triplet module includes first, second and third channels. The first and third channels are arranged for use as receiving channels, and the second channel is arranged to be configurable as either a receiving channel or a clock multiplication unit. Other embodiments and features are also disclosed.Type: GrantFiled: March 3, 2010Date of Patent: July 24, 2012Assignee: Altera CorporationInventors: Tien Duc Pham, Sergey Shumarayev, Richard G. Cliff, Tim Tri Hoang, Weiqi Ding, Sriram Narayan, Thungoc M. Tran, Kumara Tharmalingam
-
Patent number: 8222967Abstract: Equalizer circuitry on an integrated circuit (“IC”) includes a plurality of NMOS equalizer stages connected in series. Each NMOS stage may include folded active inductor circuitry. Each NMOS stage may also include various circuit elements having controllably variable circuit parameters so that the equalizer can be controllably adapted to perform for any of a wide range of high-speed serial data signal bit rates and other variations of communication protocols and/or communication conditions. For example, each NMOS stage may be programmable to control at least one of bandwidth and power consumption of the equalizer circuitry. The equalizer may also have a first PMOS stage that can be used instead of the first NMOS stage in cases in which the voltage of the incoming signal to be equalized is too low for an initial NMOS stage.Type: GrantFiled: December 22, 2009Date of Patent: July 17, 2012Assignee: Altera CorporationInventors: Sangeeta Raman, Tim Tri Hoang, Sergey Yuryevich Shumarayev
-
Patent number: 8208523Abstract: Equalization of an incoming data signal can be controlled by sampling that signal at times when data values in that signal should be stable (“data samples”) and when that signal should be in transition between successive data values that are different (“transition samples”). A transition sample that has been taken between two successive differently valued data samples is compared to a reference value (which can be one of those two data samples). The result of this comparison can be used as part of a determination as to whether to increase or decrease equalization of the incoming data signal.Type: GrantFiled: April 4, 2011Date of Patent: June 26, 2012Assignee: Altera CorporationInventors: Wilson Wong, Doris Po Ching Chan, Sergey Shumarayev, Simardeep Maangat, Tim Tri Hoang, Tin H. Lai, Thungoc M. Tran
-
Patent number: 8208528Abstract: Adaptation convergence in an adaptive dispersion compensation engine (ADCE) of a high-speed serial interface is detected by monitoring the output of the error amplifier of one or more adjustment loops of the ADCE. Adaptation convergence is considered to have been detected upon detection of a predetermined number of transitions in the error amplifier output, each of which occurs within a preselected interval following the previous transition. The detector may be implemented with a timer that times the preselected interval and a counter that counts transitions in the error amplifier output. The timer restarts each time a transition occurs, and the counter outputs a convergence signal when it reaches the predetermined number, but is reset each time the timer reaches the preselected interval. The serial interface may be part of a programmable integrated circuit device and in any case the preselected interval and the predetermined number may be programmable.Type: GrantFiled: December 13, 2007Date of Patent: June 26, 2012Assignee: Altera CorporationInventors: Tin H. Lai, Sergey Shumarayev, Tim Tri Hoang
-
Patent number: 8188774Abstract: One embodiment relates to a method for activating an interface on an integrated circuit while a core of the integrated circuit is becoming operational. An offset calibration for a transceiver channel is performed by physical media attachment circuitry. A transmitting frequency is locked onto by a transmitter phase-locked loop for the transceiver channel, and a receiving frequency is locked onto by a receiver phase-locked loop for the transceiver channel. Subsequently, the interface is activated while a core component of the integrated circuit is becoming operational. Another embodiment pertains to an integrated circuit which includes transceiver channel circuits, an interface processor, and a reset control state machine. Another embodiment relates to control circuitry including a reset control state machine, transceiver channel circuits, a channel input steering multiplexer, and a channel output steering multiplexer. Other embodiments, aspects and features are also disclosed.Type: GrantFiled: July 9, 2010Date of Patent: May 29, 2012Assignee: Altera CorporationInventors: Gopi Krishnamurthy, Binh Ton, Ning Xue, Tim Tri Hoang, Michael Menghui Zheng, Weiqi Ding
-
Patent number: 8189729Abstract: Wide range and dynamically reprogrammable CDR architecture recovers an embedded clock signal from serial input data with a wide range of operating frequencies. In order to support a wide range of data rates, the CDR architecture includes multiple operating parameters. These parameters include various pre/post divider settings, charge pump currents, loop-filter and bandwidth selections, and VCO gears. The parameters may be dynamically reprogrammed without powering down the circuitry or PLD. This allows the CDR circuitry to switch between various standards and protocols on-the-fly.Type: GrantFiled: January 9, 2006Date of Patent: May 29, 2012Assignee: Altera CorporationInventors: Tim Tri Hoang, Sergey Yuryevich Shumarayev, Wilson Wong, Rakesh Patel
-
Patent number: 8175143Abstract: A method, and circuitry, for choosing the correct equalization curve in adaptive equalization uses a feedback loop in which the incoming high-speed serial data are digitized and deserialized for use in the remainder of the device, and also are used by an adaptive state machine to both extract the reference levels for digitization and to control the equalization curve. Detection of the reference level and selection of the equalization curve may be performed at a different rates to avoid interfering with one another. The state machine preferably is programmable. This is useful in any device, but is particularly well-suited for a programmable device, such as a PLD or other programmable integrated circuit device, where conditions may vary according a user logic design.Type: GrantFiled: February 26, 2008Date of Patent: May 8, 2012Assignee: Altera CorporationInventors: Wilson Wong, Tin H. Lai, Allen Chan, Tim Tri Hoang, Sergey Shumarayev
-
Publication number: 20120063556Abstract: A circuit includes a phase detection circuit, a phase adjustment circuit, and a sampler circuit. The phase detection circuit compares a phase of a first periodic signal to a phase of a second periodic signal to generate a control signal. The phase adjustment circuit causes the phase of the second periodic signal and a phase of a third periodic signal to vary based on a variation in the control signal. The sampler circuit samples a data signal to generate a sampled data signal in response to the third periodic signal. The circuit varies a frequency of the third periodic signal to correspond to changes in a data rate of the data signal between at least three different data rates that are based on at least three data transmission protocols.Type: ApplicationFiled: September 13, 2010Publication date: March 15, 2012Applicant: ALTERA CORPORATIONInventor: Tim Tri Hoang
-
Patent number: 8126079Abstract: High-speed serial data signal transmitter and/or receiver circuitry is able to dynamically switch between handling data at two (or more) different data rates. Such a switch can be made very rapidly and with no requirement for reprogramming or reconfiguring the circuitry. Circuitry for glitchlessly switching between clock signals having different frequencies is also provided and may be used in the above-mentioned transmitter and/or receiver circuitry.Type: GrantFiled: July 3, 2007Date of Patent: February 28, 2012Assignee: Altera CorporationInventors: Thungoc M. Tran, Sergey Shumarayev, Tim Tri Hoang, Weiqi Ding, Wilson Wong, Allen Chan
-
Patent number: 8127215Abstract: A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated.Type: GrantFiled: June 2, 2011Date of Patent: February 28, 2012Assignee: Altera CorporationInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 8120429Abstract: Methods and apparatus are provided for generating a clock signal with relatively high bandwidth and relatively low phase noise. A circuit of the invention can include a pair of transistors serially coupled between a signal of relatively high voltage and a source of relatively low voltage, where a voltage of the signal of relatively high voltage can vary according to a voltage of a variable control signal. A gate of one of the pair of transistors can be coupled to an input clock signal, and an output node between the pair of transistors can be coupled to an output clock signal. The circuit can also include a third transistor, whose drain and source are coupled to the output clock signal, and whose gate can be coupled to a gear input signal. This circuit can advantageously operate under at least two different gears, each with different bandwidth and phase noise characteristics.Type: GrantFiled: May 26, 2010Date of Patent: February 21, 2012Assignee: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Kazi Asaduzzaman, Simardeep Maangat, Sergey Shumarayev, Rakesh H. Patel
-
Patent number: 8063807Abstract: An equalization circuitry that includes a digital-to-analog converter having a voltage divider and a multiplexer coupled to the voltage divider is described. In one implementation, the digital-to-analog converter provides a control signal to a plurality of single-stage equalizer control logic circuits. Also, in one implementation, the multiplexer receives a plurality of inputs from the voltage divider and selects an output from the plurality of inputs. Furthermore, in one implementation, the voltage divider includes a plurality of resistors coupled in series. Also, in one implementation, the voltage divider further includes a first resistor coupled to the plurality of resistors, ground, and a lowest voltage input terminal of the multiplexer, where a voltage across the first resistor is an input voltage to the lowest voltage input terminal.Type: GrantFiled: April 30, 2009Date of Patent: November 22, 2011Assignee: Altera CorporationInventors: Tin H. Lai, Sergey Shumarayev, Tim Tri Hoang
-
Patent number: 8049532Abstract: A level shifting circuit with a thin gate transistor connected to the input of the output stage is presented. The level shifting circuit has an input stage that receives an input that is at first voltage. A transistor with a thin gate oxide has one terminal connected to the input stage and another terminal coupled to an input of the output stage. The output stage of the level shifting circuit is implemented with thick gate oxide transistors.Type: GrantFiled: June 25, 2010Date of Patent: November 1, 2011Assignee: Altera CorporationInventors: Simardeep Maangat, Vinh Van Ho, Tim Tri Hoang
-
Publication number: 20110235756Abstract: A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated.Type: ApplicationFiled: June 2, 2011Publication date: September 29, 2011Applicant: ALTERA CORPORATIONInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang