Patents by Inventor Tzu-Chien Tzeng
Tzu-Chien Tzeng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8817862Abstract: An equalizer and a related equalizing method for equalizing signal reflection caused by a stub at a transmitting end are provided. The equalizer includes a summing device and a delay device. The summing device is utilized for adding a feedback delay signal to the input signal to generate the equalized signal. The delay device is coupled to the summing device, and utilized for delaying the equalized signal to generate the feedback delay signal. Wherein the delay device has a variable delay time and the variable delay time is a non-integer multiple of a bit time of the input signal.Type: GrantFiled: March 16, 2011Date of Patent: August 26, 2014Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20140112425Abstract: A control method utilized in a clock data recovery device supporting a plurality of frequency bands, for controlling the clock data recovery device to select an operating frequency band from the plurality of frequency bands and to generate a recovery clock for generating retimed data, includes receiving a serial data stream with a data frequency; making each frequency band of the plurality of frequency bands correspond to a plurality of frequency band groups, wherein each frequency band group includes at least one frequency band and corresponds to different frequency ranges; selecting a frequency band group from the plurality of frequency band groups as a coarse-tuned frequency band group according to the data frequency and a locking voltage range; and selecting a frequency band from the plurality of frequency bands according to the data frequency, the locking voltage range and the coarse-tuned frequency band group for generating the recovery clock.Type: ApplicationFiled: February 23, 2013Publication date: April 24, 2014Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Tzu-Chien Tzeng, Hung-Yi Cheng
-
Patent number: 8306175Abstract: A clock and data recovery circuit includes a voltage controlled oscillator for generating an output clock according to a control voltage signal, a loop filter for outputting the control voltage signal according to a current output, a charge pump unit for outputting the current output according to an error signal, and a controller for determining a run length corresponding to input data based on the output clock from the voltage controlled oscillator. The controller further controls at least one of the voltage controlled oscillator, the loop filter and the charge pump unit according to the run length to dynamically adjust loop bandwidth. A method of adjusting loop bandwidth is also disclosed.Type: GrantFiled: October 26, 2007Date of Patent: November 6, 2012Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20120235763Abstract: An equalizer and a related equalizing method for equalizing signal reflection caused by a stub at a transmitting end are provided. The equalizer includes a summing device and a delay device. The summing device is utilized for adding a feedback delay signal to the input signal to generate the equalized signal. The delay device is coupled to the summing device, and utilized for delaying the equalized signal to generate the feedback delay signal. Wherein the delay device has a variable delay time and the variable delay time is a non-integer multiple of a bit time of the input signal.Type: ApplicationFiled: March 16, 2011Publication date: September 20, 2012Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Patent number: 8180932Abstract: The present invention discloses a signal receiving method for determining a transmission format of an input signal and a related signal receiving circuit. The signal receiving method includes: receiving the input signal; generating a signal detecting result corresponding to at least a signal transmission channel of a plurality of signal transmission channels according to an output result of the signal transmission channel; and determining the transmission format of the input signal according to the signal detecting result. The signal receiving circuit includes: an input interface, for receiving an input signal; a detecting module, for generating a signal detecting result corresponding to at least a signal transmission channel of a plurality of signal transmission channels according to an output result of the signal transmission channel; and a determining unit, for determining the transmission format of the input signal according to the signal detecting result.Type: GrantFiled: May 22, 2008Date of Patent: May 15, 2012Assignee: Realtek Semiconductor Corp.Inventors: An-Ming Lee, Tzu-Chien Tzeng, Yu-Pin Chou, Tzuo-Bo Lin
-
Patent number: 8115535Abstract: A leakage current suppressing circuit includes a bias generating unit and a switch unit. The bias generating unit is adapted to be coupled to a power source and an output terminal, and generates a bias voltage substantially equal to a voltage at the power source when the power source is turned on, and substantially equal to a voltage at the output terminal when the power source is turned off. The switch unit includes a first P-type transistor having a first terminal adapted to be coupled to the power source, a second terminal adapted to be coupled to the output terminal, a gate terminal, and a body terminal coupled to the bias generating unit for receiving the bias voltage therefrom.Type: GrantFiled: April 16, 2009Date of Patent: February 14, 2012Assignee: Realtek Semiconductor Corp.Inventors: Tzu-Chien Tzeng, Tay-Her Tsaur, Jian Liu
-
Patent number: 7945706Abstract: The invention provides a signal receiving circuit applied to multiple digital video/audio transmission interface standards. The signal receiving circuit includes at least an input interface for receiving an input signal, and at least an interface circuit. The input interface includes a set of shared input terminals, a set of first separate input terminals for receiving an input signal corresponding to a first transmission specification with the set of shared input terminals, and a set of second separate input terminals for receiving an input signal corresponding to a second transmission specification with the set of shared input terminals. The interface circuit includes a control circuit coupled to the input interface for supplying a control signal, and a processing module coupled to the input interface and the control circuit for processing the input signal according to the control signal to generate an output signal.Type: GrantFiled: May 29, 2008Date of Patent: May 17, 2011Assignee: Realtek Semiconductor Corp.Inventors: An-Ming Lee, Tzu-Chien Tzeng, Yu-Pin Chou, Tzuo-Bo Lin
-
Publication number: 20090134918Abstract: A jitter generator for generating a jittered clock signal, includes a jitter control signal generator and a jittered clock generator. The jitter control signal generator is utilized for selecting a digital control code from a plurality of candidate digital control codes at individual time points and respectively outputting a plurality of selected digital control codes. The jittered clock generator is coupled to the jitter control signal generator, and utilized for generating the jittered clock signal. The jittered clock generator dynamically adjusts the jittered clock signal according to the plurality of different digital control codes.Type: ApplicationFiled: November 27, 2008Publication date: May 28, 2009Inventor: Tzu-Chien Tzeng
-
Patent number: 7492215Abstract: A power managing apparatus is utilized to control a first supply voltage, a second supply voltage, and a substrate voltage of a digital circuit. The power managing apparatus includes a voltage generating device, for generating a first reference voltage and a second reference voltage; and a voltage switching device, coupled to the voltage generating device, for adjusting the first supply voltage, the second supply voltage, and the substrate voltage. When the digital circuit operates in a first operating mode, the voltage switching device outputs the second reference voltage to be the first supply voltage and the substrate voltage; and when the digital circuit operates in a second operating mode, the voltage switching device outputs the first reference voltage to be the first supply voltage, and outputs the second reference voltage to be the second supply voltage.Type: GrantFiled: May 8, 2007Date of Patent: February 17, 2009Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20090015722Abstract: The invention provides a signal receiving circuit applied to multiple digital video/audio transmission interface standards. The signal receiving circuit includes at least an input interface for receiving an input signal, and at least an interface circuit. The input interface includes a set of shared input terminals, a set of first separate input terminals for receiving an input signal corresponding to a first transmission specification with the set of shared input terminals, and a set of second separate input terminals for receiving an input signal corresponding to a second transmission specification with the set of shared input terminals. The interface circuit includes a control circuit coupled to the input interface for supplying a control signal, and a processing module coupled to the input interface and the control circuit for processing the input signal according to the control signal to generate an output signal.Type: ApplicationFiled: May 29, 2008Publication date: January 15, 2009Inventors: An-Ming Lee, Tzu-Chien Tzeng, Yu-Pin Chou, Tzuo-Bo Lin
-
Publication number: 20090015319Abstract: The present invention provides a voltage controlled oscillator, which includes an amplifier circuit, an amplifier circuit tail current source, a latch circuit, a latch circuit tail current source, a load resistor, and a current modulation circuit. The amplifier circuit is provided with a first node, and an amplifier circuit tail current source having one end coupled to the first node and the other end coupled to the ground voltage (VGN). The latch circuit is provided with a second node, and a latch circuit tail current source having one end coupled to the second node and the other end coupled to the ground voltage. The load resistor has one end electrically connected to the amplifier circuit and the latch circuit and the other end electrically connected to the power source voltage (Vdd).Type: ApplicationFiled: July 3, 2008Publication date: January 15, 2009Applicant: REALTEK SEMICONDUCTOR CORP.Inventor: Tzu-Chien Tzeng
-
Publication number: 20080298504Abstract: The present invention discloses a signal receiving method for determining a transmission format of an input signal and a related signal receiving circuit. The signal receiving method includes: receiving the input signal; generating a signal detecting result corresponding to at least a signal transmission channel of a plurality of signal transmission channels according to an output result of the signal transmission channel; and determining the transmission format of the input signal according to the signal detecting result. The signal receiving circuit includes: an input interface, for receiving an input signal; a detecting module, for generating a signal detecting result corresponding to at least a signal transmission channel of a plurality of signal transmission channels according to an output result of the signal transmission channel; and a determining unit, for determining the transmission format of the input signal according to the signal detecting result.Type: ApplicationFiled: May 22, 2008Publication date: December 4, 2008Inventors: An-Ming Lee, Tzu-Chien Tzeng, Yu-Pin Chou, Tzuo-Bo Lin
-
Patent number: 7446595Abstract: This invention provides a charge pump circuit used in phase-locked loop (PLL) having the function of power management for portable application. According to different applications, power management adjusts the power consumption modes of this PLL that will also correspond to different jitter degree. There are three kinds of modes contained in the PLL: the first mode is normal mode having the larger power consumption and smaller jitter, second mode is low power mode having moderate power consumption and moderate jitter, and third mode is the traditional mode having the smaller power consumption and the larger jitter.Type: GrantFiled: October 16, 2006Date of Patent: November 4, 2008Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20080101521Abstract: A clock and data recovery circuit includes a voltage controlled oscillator for generating an output clock according to a control voltage signal, a loop filter for outputting the control voltage signal according to a current output, a charge pump unit for outputting the current output according to an error signal, and a controller for determining a run length corresponding to input data based on the output clock from the voltage controlled oscillator. The controller further controls at least one of the voltage controlled oscillator, the loop filter and the charge pump unit according to the run length to dynamically adjust loop bandwidth. A method of adjusting loop bandwidth is also disclosed.Type: ApplicationFiled: October 26, 2007Publication date: May 1, 2008Applicant: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20070262810Abstract: The present invention relates to a power managing apparatus utilized for controlling a first supply voltage, a second supply voltage, and a substrate voltage of a digital circuit. The power managing apparatus includes a voltage generating device, for generating a first reference voltage and a second reference voltage; and a voltage switching device, coupled to the voltage generating device, for adjusting the first supply voltage, the second supply voltage, and the substrate voltage. When the digital circuit operates in a first operating mode, the voltage switching device outputs the second reference voltage to the first supply voltage and the substrate voltage; and when the digital circuit operates in a second operating mode, the voltage switching device outputs the first reference voltage to the first supply voltage, and outputs the second reference voltage to the second supply voltage.Type: ApplicationFiled: May 8, 2007Publication date: November 15, 2007Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20070241823Abstract: The present invention discloses a voltage-controlled oscillating apparatus to generate an oscillating signal. The voltage-controlled oscillating device includes: a regulating circuit, a biasing circuit, and an oscillator. In which the regulating circuit includes an amplifier, with a first input terminal coupled to a control voltage; and a voltage adjusting circuit, coupled between a second input terminal and an output terminal to feed a feedback voltage back to the second input terminal of the amplifier, and adjust the feedback voltage according to the output signal in the output terminal of the amplifier. The biasing circuit is coupled to the output terminal of the amplifier to generate a biasing signal according to the output signal in the output terminal of the amplifier; and the oscillator is coupled to the biasing circuit to generate the oscillating signal according to the biasing signal.Type: ApplicationFiled: March 22, 2007Publication date: October 18, 2007Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng
-
Publication number: 20070090864Abstract: This invention provides a charge pump circuit used in phase-locked loop (PLL) having the function of power management for portable application. According to different applications, power management adjusts the power consumption modes of this PLL that will also correspond to different jitter degree. There are three kinds of modes contained in the PLL: the first mode is normal mode having the larger power consumption and smaller jitter, second mode is low power mode having moderate power consumption and moderate jitter, and third mode is the traditional mode having the smaller power consumption and the larger jitter.Type: ApplicationFiled: October 16, 2006Publication date: April 26, 2007Applicant: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Tzu-Chien Tzeng