Patents by Inventor Tzyh-Cheang Lee
Tzyh-Cheang Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7714376Abstract: Non-volatile memory device with polysilicon spacer and method of forming the same. A dielectric layer lines a sidewall of a polysilicon gate. A polysilicon spacer is patterned on the dielectric layer adjacent to the sidewall of the polysilicon gate. A protection spacer is patterned on the dielectric layer and disposed on the polysilicon spacer adjacent to the sidewall of the conductive gate for preventing a shortage path between the polysilicon gate and the polysilicon spacer during a subsequent silicidation process.Type: GrantFiled: December 19, 2006Date of Patent: May 11, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzyh-Cheang Lee, Jiunn-Ren Hwang, Tsung-Lin Lee
-
Patent number: 7705424Abstract: A phase change memory is provided. The method includes forming contact plugs in a first dielectric layer. A second dielectric layer is formed overlying the first dielectric layer and a trench formed therein exposing portions of the contact plugs. A metal layer is formed over surfaces of the trench. One or more heaters are formed from the metal layer such that each heater is formed along one or more sidewalls and a portion of the bottom of the trench, wherein the portion of the heater along the sidewalls does not include a corner region of adjacent sidewalls. The trench is filled with a third dielectric layer, and a fourth dielectric layer is formed over the third dielectric layer. Trenches are formed in the fourth dielectric layer and filled with a phase change material. An electrode is formed over the phase change material.Type: GrantFiled: May 15, 2007Date of Patent: April 27, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Ming-Yi Yang, Fu-Liang Yang, Denny Duan-Iee Tang
-
Patent number: 7663134Abstract: An array includes a transistor cpmprising a first terminal, a second terminal and a third terminal; a first contact plug connected to the first terminal of the transistor; a second contact plug connected to the first terminal of the transistor; a first resistive memory cell having a first end and a second end, wherein the first end is connected to the first contact plug; and a second resistive memory cell having a third end and a fourth end, wherein the third end is connected to the second contact plug.Type: GrantFiled: July 10, 2007Date of Patent: February 16, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Chun-Sheng Liang, Jiunn-Ren Hwang, Fu-Liang Yang
-
Patent number: 7642170Abstract: A method for constructing a phase change memory device includes forming a first dielectric layer on a substrate; forming a first conductive component in the first dielectric layer; forming a second dielectric layer over the first conductive component in the first dielectric layer; forming a conductive crown in the second dielectric layer, the conductive crown being in contact and alignment with the conductive component; depositing a third dielectric layer in the conductive crown; and forming a trench filled with chalcogenic materials having an amorphous phase and a crystalline phase programmable by controlling a temperature thereof to represent logic states, wherein the trench extends across the conductive crown, such that the trench is free from a rounded end portion caused by lithography during fabrication of the phase change memory device.Type: GrantFiled: September 28, 2007Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzyh-Cheang Lee, Chun-Sheng Liang, Fu-Liang Yang
-
Publication number: 20090230375Abstract: A semiconductor device is provided which includes a substrate having a dielectric layer formed thereon, a heating element formed in the dielectric layer, a phase change element formed on the heating element, and a conductive element formed on the phase change element. The phase change element includes a substantially amorphous background and an active region, the active region capable of changing phase between amorphous and crystalline.Type: ApplicationFiled: March 17, 2008Publication date: September 17, 2009Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Sheng Liang, Tzyh-Cheang Lee, Fu-Liang Yang
-
Patent number: 7579612Abstract: Disclosed herein are new resistive memory devices having one or more buffers layer surrounding a dielectric layer. By inserting one or more buffer layers around the dielectric layer of the device, the resistive ratio of the device is highly enhanced. For example, tests using this unique stack structure have revealed a resistance ratio of approximately 1000× over conventional electrode-dielectric-electrode stack structures found in resistive memory devices. This improvement in the resistance ratio of the resistive memory device is believed to be from the improved interface coherence, and thus smoother topography, between the buffer layer(s) and the dielectric layer.Type: GrantFiled: April 25, 2007Date of Patent: August 25, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Denny Tang, Tai-Bor Wu, Wen-Yuan Chang, Tzyh-Cheang Lee
-
Patent number: 7573095Abstract: A semiconductor structure includes a memory cell in a first region and a logic MOS device in a second region of a semiconductor substrate. The memory cell includes a first gate electrode over the semiconductor substrate; a first gate spacer on a sidewall of the first gate electrode, wherein the first gate spacer comprises a storage on a tunneling layer; and a first lightly-doped source or drain (LDD) region and a first pocket region adjacent to the first gate electrode. The logic MOS device includes a second gate electrode on the semiconductor substrate; a second gate spacer on a sidewall of the second gate electrode; a second LDD region and a second pocket region adjacent the second gate electrode, wherein at least one of the first LDD region and the first pocket region has a higher impurity concentration than a impurity concentration of the respective second LDD region and the second pocket region.Type: GrantFiled: December 5, 2006Date of Patent: August 11, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang
-
Patent number: 7541639Abstract: A memory device and a method of fabricating the same. The memory device includes a substrate and a first gate electrode overlying the substrate. Overlying a top surface of the first gate electrode, a second gate electrode comprises end portions extending to spaces adjacent to the substrate and sidewalls of the first gate electrode. Further, a dielectric layer comprises a first portion sandwiched between the first gate electrode and the second gate electrode, and second portions extending from the first portion, sandwiched between the substrate and the end portions of the second gate electrode.Type: GrantFiled: March 15, 2007Date of Patent: June 2, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Tzyh-Cheang Lee
-
Patent number: 7538384Abstract: A memory array having a smaller active area pitch is provided. In accordance with embodiments of the present invention, active regions are formed in a substrate and transistors are formed between adjacent active regions such that the active regions form the source/drain regions of the transistors. Word lines are formed perpendicular to the active regions and are electrically coupled to the gates of the transistors. Bit lines may be formed over the active regions to provide electrical contacts to the source/drain regions. In an embodiment, the word lines may be formed of poly-silicon over a layer of dielectric material formed over the transistors. In this embodiment, the bit lines may be formed on the metal layers. The word lines and dielectric layer may have a planar or non-planar surface.Type: GrantFiled: December 5, 2005Date of Patent: May 26, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Tzyh-Cheang Lee
-
Publication number: 20090087945Abstract: A method for constructing a phase change memory device includes forming a first dielectric layer on a substrate; forming a first conductive component in the first dielectric layer; forming a second dielectric layer over the first conductive component in the first dielectric layer; forming a conductive crown in the second dielectric layer, the conductive crown being in contact and alignment with the conductive component; depositing a third dielectric layer in the conductive crown; and forming a trench filled with chalcogenic materials having an amorphous phase and a crystalline phase programmable by controlling a temperature thereof to represent logic states, wherein the trench extends across the conductive crown, such that the trench is free from a rounded end portion caused by lithography during fabrication of the phase change memory device.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: Tzyh Cheang Lee, Chun-Sheng Liang, Fu-Liang Yang
-
Publication number: 20090078924Abstract: A memory device includes a phase change element, which further includes a first phase change layer having a first grain size; and a second phase change layer over the first phase change layer. The first and the second phase change layers are depth-wise regions of the phase change element. The second phase change layer has a second average grain size different from the first average grain size.Type: ApplicationFiled: September 20, 2007Publication date: March 26, 2009Inventors: Chun-Sheng Liang, Tzyh-Cheang Lee, Fu-Liang Yang
-
Publication number: 20090039332Abstract: The present disclosure provides a memory cell. The memory cell includes a first electrode, a variable resistive material layer coupled to the first electrode, a metal oxide layer coupled the variable resistive material layer; and a second electrode coupled to the metal oxide layer. In an embodiment, the metal oxide layer provides a constant resistance.Type: ApplicationFiled: August 9, 2007Publication date: February 12, 2009Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Tseung-Yuen Tseng, Chih-Yang Lin
-
Patent number: 7488645Abstract: A non-volatile memory and a method of fabricating the same are described. First, a substrate is provided. Then, a plurality of stack structures is formed on the substrate. Each stack structure comprises, from bottom to top, a bottom dielectric layer, a charge trapping layer, a top dielectric layer, a control gate and a cap layer. Next, a plurality of spacers is formed on the sidewalls of the stack structures. Thereafter, a gate dielectric layer is formed over the substrate. A word line is formed between two neighboring stack structures. After that, the cap layers in the stack structures are removed. A source and a drain are formed in the substrate beside the stack structures adjacent to the sides of each word line.Type: GrantFiled: April 13, 2005Date of Patent: February 10, 2009Assignee: United Microelectronics Corp.Inventor: Tzyh-Cheang Lee
-
Patent number: 7485533Abstract: A non-volatile memory cell is provided. The non-volatile memory includes a substrate, a gate stacked layer, an isolation layer and a conductive layer. The gate stacked layer includes a tunneling layer, a charge trapping layer, a barrier layer and a control gate layer sequentially stacked over the substrate, and the stacked gate layer has an opening therein through these layers. The isolation layer is located on the surface of the opening. The conductive layer is disposed in the opening to cover the isolation layer.Type: GrantFiled: October 14, 2006Date of Patent: February 3, 2009Assignee: United Microelectronics Corp.Inventor: Tzyh-Cheang Lee
-
Patent number: 7485919Abstract: A non-volatile memory and a method of fabricating the same are described. First, a substrate is provided. Then, a plurality of stack structures is formed on the substrate. Each stack structure comprises, from bottom to top, a bottom dielectric layer, a charge trapping layer, a top dielectric layer, a control gate and a cap layer. Next, a plurality of spacers is formed on the sidewalls of the stack structures. Thereafter, a gate dielectric layer is formed over the substrate. A word line is formed between two neighboring stack structures. After that, the cap layers in the stack structures are removed. A source and a drain are formed in the substrate beside the stack structures adjacent to the sides of each word line.Type: GrantFiled: August 15, 2007Date of Patent: February 3, 2009Assignee: United Microelectronics Corp.Inventor: Tzyh-Cheang Lee
-
Patent number: 7482231Abstract: Method of manufacturing a semiconductor chip. An array region gate stack is formed on an array region of a substrate and a periphery region gate stack is formed on a periphery region of a substrate. A first dielectric material, a charge-storing material, and a second dielectric material are deposited over the substrate. Portions of the first dielectric material, the charge-storing material, and the second dielectric material are removed to form storage structures on the array region gate stack and on the periphery region gate stack. The storage structures have a generally L-shaped cross-section. A first source/drain region is formed in the array region well. A third dielectric material and a spacer material are deposited over the substrate. Portions of the third dielectric material and the spacer material are removed to form spacers. A second source/drain region is formed in the periphery region well.Type: GrantFiled: September 28, 2006Date of Patent: January 27, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Jiunn-Ren Hwang, Tsung-Lin Lee
-
Patent number: 7482236Abstract: A gate stack is formed on a substrate. The gate stack has a sidewall. An oxide-nitride-oxide material is deposited on the gate stack. Portions of the oxide-nitride-oxide material are removed to form an oxide-nitride-oxide structure. The oxide-nitride-oxide structure has a generally L-shaped cross-section with a vertical portion along at least part of the gate stack sidewall and a horizontal portion along the substrate. A top oxide material is deposited over the substrate. A silicon nitride spacer material is deposited over the top oxide material. Portions of the top oxide material and the silicon nitride spacer material are removed to form a silicon nitride spacer separated from the oxide-nitride-oxide stack by the top oxide material. Source/drain regions are formed in the substrate.Type: GrantFiled: November 21, 2006Date of Patent: January 27, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Jiunn-Ren Hwang, Tsung-Lin Lee
-
Publication number: 20090014836Abstract: An array includes a transistor comprising a first terminal, a second terminal and a third terminal; a first contact plug connected to the first terminal of the transistor; a second contact plug connected to the first terminal of the transistor; a first resistive memory cell having a first end and a second end, wherein the first end is connected to the first contact plug; and a second resistive memory cell having a third end and a fourth end, wherein the third end is connected to the second contact plug.Type: ApplicationFiled: July 10, 2007Publication date: January 15, 2009Inventors: Tzyh-Cheang Lee, Chun-Sheng Liang, Jiunn-Ren Hwang, Fu-Liang Yang
-
Publication number: 20080285328Abstract: A phase change memory is provided. The method includes forming contact plugs in a first dielectric layer. A second dielectric layer is formed overlying the first dielectric layer and a trench formed therein exposing portions of the contact plugs. A metal layer is formed over surfaces of the trench. One or more heaters are formed from the metal layer such that each heater is formed along one or more sidewalls and a portion of the bottom of the trench, wherein the portion of the heater along the sidewalls does not include a corner region of adjacent sidewalls. The trench is filled with a third dielectric layer, and a fourth dielectric layer is formed over the third dielectric layer. Trenches are formed in the fourth dielectric layer and filled with a phase change material. An electrode is formed over the phase change material.Type: ApplicationFiled: May 15, 2007Publication date: November 20, 2008Inventors: Tzyh-Cheang Lee, Ming-Yi Yang, Fu-Liang Yang, Denny Duan-lee Tang
-
Publication number: 20080266931Abstract: Disclosed herein are new resistive memory devices having one or more buffers layer surrounding a dielectric layer. By inserting one or more buffer layers around the dielectric layer of the device, the resistive ratio of the device is highly enhanced. For example, tests using this unique stack structure have revealed a resistance ratio of approximately 1000× over conventional electrode-dielectric-electrode stack structures found in resistive memory devices. This improvement in the resistance ratio of the resistive memory device is believed to be from the improved interface coherence, and thus smoother topography, between the buffer layer(s) and the dielectric layer.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Denny Tang, Tai-Bor Wu, Wen-Yuan Chang, Tzyh-Cheang Lee