Patents by Inventor Ulrich Glaser
Ulrich Glaser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11316340Abstract: A circuit for preventing failure of a device includes a first rail, electrostatic discharge (ESD) protection circuitry, a second rail, an ESD switching circuitry, biasing circuitry, and a signal limiter. The first rail is for one or more first electrical components formed in a first portion of a substrate. The second rail is for one or more second electrical components formed in a second portion of the substrate. The first portion of the substrate forms an emitter of a parasitic transistor and the second portion of the substrate forms a collector of the parasitic transistor. The biasing circuitry is configured to output a bias voltage at the emitter of the parasitic transistor when the ESD switching circuitry is switched on. The signal limiter electrically couples to the first rail and the emitter of the parasitic transistor.Type: GrantFiled: July 30, 2019Date of Patent: April 26, 2022Assignee: Infineon Technologies AGInventor: Ulrich Glaser
-
Patent number: 10971488Abstract: A circuit includes electrostatic discharge (ESD) protection circuitry, triggering circuitry, transient detection circuitry, and deactivation circuitry. The ESD protection circuitry is coupled between a first rail and a second rail. The triggering circuitry is configured to generate an ESD activation signal when a voltage across the first rail and the second rail exceeds a voltage threshold. The ESD protection circuitry is configured to activate based on the ESD activation signal. The transient detection circuitry is configured to generate a deactivation signal when the voltage across the first rail and the second rail comprises a voltage change over time that is less than a transient threshold. The deactivation circuitry is configured to deactivate the triggering circuitry based on the deactivation signal.Type: GrantFiled: February 6, 2018Date of Patent: April 6, 2021Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Thorsten Hinderer
-
Publication number: 20210036510Abstract: A circuit for preventing failure of a device includes a first rail, electrostatic discharge (ESD) protection circuitry, a second rail, an ESD switching circuitry, biasing circuitry, and a signal limiter. The first rail is for one or more first electrical components formed in a first portion of a substrate. The second rail is for one or more second electrical components formed in a second portion of the substrate. The first portion of the substrate forms an emitter of a parasitic transistor and the second portion of the substrate forms a collector of the parasitic transistor. The biasing circuitry is configured to output a bias voltage at the emitter of the parasitic transistor when the ESD switching circuitry is switched on. The signal limiter electrically couples to the first rail and the emitter of the parasitic transistor.Type: ApplicationFiled: July 30, 2019Publication date: February 4, 2021Inventor: Ulrich Glaser
-
Publication number: 20190244951Abstract: A circuit includes electrostatic discharge (ESD) protection circuitry, triggering circuitry, transient detection circuitry, and deactivation circuitry. The ESD protection circuitry is coupled between a first rail and a second rail. The triggering circuitry is configured to generate an ESD activation signal when a voltage across the first rail and the second rail exceeds a voltage threshold. The ESD protection circuitry is configured to activate based on the ESD activation signal. The transient detection circuitry is configured to generate a deactivation signal when the voltage across the first rail and the second rail comprises a voltage change over time that is less than a transient threshold. The deactivation circuitry is configured to deactivate the triggering circuitry based on the deactivation signal.Type: ApplicationFiled: February 6, 2018Publication date: August 8, 2019Inventors: Ulrich Glaser, Thorsten Hinderer
-
Patent number: 10367350Abstract: An electrostatic discharge clamp for groups of terminals having cascaded and different voltage classes, a plurality of discharge paths, and a multiple-input trigger circuit. In response to detecting a positive voltage event at any of the groups of terminals, the trigger circuitry can turn on an electronic switch causing current caused by the voltage event to flow through one or more of the discharge paths instead of through functional circuitry which could potentially be damaged by the current caused by the voltage event.Type: GrantFiled: June 30, 2016Date of Patent: July 30, 2019Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Dragos Panaite
-
Patent number: 9953968Abstract: An integrated circuit having an ESD protection structure is described. One embodiment includes a circuit section interconnected with a first terminal and with a second terminal and being operable at voltage differences between the first terminal and second terminal of greater than +10 V and less than ?10 V. The integrated circuit additionally includes an ESD protection structure operable to protect the circuit section against electrostatic discharge between the first terminal and the second terminal. The ESD protection structure is operable with voltage differences between the first and second terminals of greater than +10 V and less than ?10 V without triggering. The ESD protection structure is electrically and optically coupled to a photon source such that photons emitted by the photon source upon ESD pulse loading are absorbable in the ESD protection structure and an avalanche breakdown is initiatable by electron-hole pairs generated by the absorbed photons.Type: GrantFiled: February 23, 2015Date of Patent: April 24, 2018Assignee: Infineon Technologies AGInventors: Yiqun Cao, Ulrich Glaser, Magnus-Maria Hell, Julien Lebon, Michael Mayerhofer, Andreas Meiser, Matthias Stecher, Joost Willemen
-
Patent number: 9947648Abstract: A semiconductor device includes a semiconductor body including a first trench extending into the semiconductor body from a first surface and a diode including an anode region and a cathode region. One of the anode region and the cathode region is at least partly arranged in the first trench. The other one of the anode region and the cathode region includes a first semiconductor region directly adjoining the one of the anode region and the cathode region from outside of the first trench, thereby constituting a pn junction. The semiconductor device further includes a conducting path through a sidewall of the first trench.Type: GrantFiled: June 22, 2016Date of Patent: April 17, 2018Assignee: Infineon Technologies AGInventors: Joachim Weyers, Anton Mauder, Franz Hirler, Andreas Meiser, Ulrich Glaser
-
Patent number: 9891268Abstract: An apparatus and a method for generating signals for ESD stress testing an electronic device are disclosed. In an embodiment the apparatus is configured to receive a source signal including a source pulse, delay the source pulse to generate a test signal including a test pulse with a pulse width in an ESD time range and generate an auxiliary signal including an auxiliary pulse with a pulse width in the ESD time range.Type: GrantFiled: July 15, 2015Date of Patent: February 13, 2018Assignee: Infineon Technologies AGInventors: Julien Lebon, Yiqun Cao, Ulrich Glaser
-
Publication number: 20180006448Abstract: An electrostatic discharge clamp for groups of terminals having cascaded and different voltage classes, a plurality of discharge paths, and a multiple-input trigger circuit. In response to detecting a positive voltage event at any of the groups of terminals, the trigger circuitry can turn on an electronic switch causing current caused by the voltage event to flow through one or more of the discharge paths instead of through functional circuitry which could potentially be damaged by the current caused by the voltage event.Type: ApplicationFiled: June 30, 2016Publication date: January 4, 2018Inventors: Ulrich Glaser, Dragos Panaite
-
Patent number: 9705026Abstract: A method of triggering avalanche breakdown in a semiconductor device includes providing an electrical coupling and an optical coupling between an auxiliary semiconductor device configured to emit radiation and the semiconductor device including a pn junction between a first layer of a first conductivity type buried below a surface of a semiconductor body and a doped semiconductor region of a second conductivity type disposed between the surface and the first layer. The electrical and optical coupling includes triggering emission of radiation by the auxiliary semiconductor device and triggering avalanche breakdown in the semiconductor device by absorption of the radiation in the semiconductor device.Type: GrantFiled: January 28, 2016Date of Patent: July 11, 2017Assignee: Infineon Technologies AGInventors: Joost Willemen, Michael Mayerhofer, Ulrich Glaser, Yiqun Cao, Andreas Meiser, Magnus-Maria Hell, Matthias Stecher, Julien Lebon
-
Publication number: 20170016945Abstract: An apparatus and a method for generating signals for ESD stress testing an electronic device are disclosed. In an embodiment the apparatus is configured to receive a source signal including a source pulse, delay the source pulse to generate a test signal including a test pulse with a pulse width in an ESD time range and generate an auxiliary signal including an auxiliary pulse with a pulse width in the ESD time range.Type: ApplicationFiled: July 15, 2015Publication date: January 19, 2017Inventors: Julien Lebon, Yiqun Cao, Ulrich Glaser
-
Publication number: 20160307885Abstract: A semiconductor device includes a semiconductor body including a first trench extending into the semiconductor body from a first surface and a diode including an anode region and a cathode region. One of the anode region and the cathode region is at least partly arranged in the first trench. The other one of the anode region and the cathode region includes a first semiconductor region directly adjoining the one of the anode region and the cathode region from outside of the first trench, thereby constituting a pn junction. The semiconductor device further includes a conducting path through a sidewall of the first trench.Type: ApplicationFiled: June 22, 2016Publication date: October 20, 2016Inventors: Joachim Weyers, Anton Mauder, Franz Hirler, Andreas Meiser, Ulrich Glaser
-
Patent number: 9413166Abstract: A circuit is described comprising electrostatic discharge (ESD) protection circuitry, keep-off circuitry and ESD detection circuitry. When the ESD detection circuitry detects an ESD event, the ESD detection circuitry is configured to both enable the ESD protection circuitry and disable the keep-off circuitry.Type: GrantFiled: January 23, 2014Date of Patent: August 9, 2016Assignee: Infineon Technologies AGInventors: Andreas Rupp, Yiqun Cao, Ulrich Glaser
-
Publication number: 20160225932Abstract: A method of triggering avalanche breakdown in a semiconductor device includes providing an electrical coupling and an optical coupling between an auxiliary semiconductor device configured to emit radiation and the semiconductor device including a pn junction between a first layer of a first conductivity type buried below a surface of a semiconductor body and a doped semiconductor region of a second conductivity type disposed between the surface and the first layer. The electrical and optical coupling includes triggering emission of radiation by the auxiliary semiconductor device and triggering avalanche breakdown in the semiconductor device by absorption of the radiation in the semiconductor device.Type: ApplicationFiled: January 28, 2016Publication date: August 4, 2016Inventors: Joost Willemen, Michael Mayerhofer, Ulrich Glaser, Yiqun Cao, Andreas Meiser, Magnus-Maria Hell, Matthias Stecher, Julien Lebon
-
Patent number: 9401355Abstract: One embodiment of an integrated circuit includes a semiconductor body. In the semiconductor body a first trench region extends into the semiconductor body from a first surface. The integrated circuit further includes a diode including an anode region and a cathode region. One of the anode region and the cathode region is at least partly arranged in the first trench region. The other one of the anode region and the cathode region includes a first semiconductor region adjoining the one of the anode region and the cathode region from outside of the first trench region.Type: GrantFiled: December 16, 2011Date of Patent: July 26, 2016Assignee: Infineon Technologies AGInventors: Joachim Weyers, Anton Mauder, Franz Hirler, Andreas Meiser, Ulrich Glaser
-
Patent number: 9287377Abstract: A semiconductor device includes a trench extending into a semiconductor body from a first surface. At least one of a ternary carbide and a ternary nitride is in the trench.Type: GrantFiled: August 4, 2014Date of Patent: March 15, 2016Assignee: Infineon Technologies AGInventors: Ulrich Glaser, Peter Irsigler, Hans-Joachim Schulze
-
Patent number: 9263619Abstract: A semiconductor component includes an auxiliary semiconductor device configured to emit radiation. The semiconductor component further includes a semiconductor device. An electrical coupling and an optical coupling between the auxiliary semiconductor device and the semiconductor device are configured to trigger emission of radiation by the auxiliary semiconductor device and to trigger avalanche breakdown in the semiconductor device by absorption of the radiation in the semiconductor device. The semiconductor device includes a pn junction between a first layer of a first conductivity type buried below a surface of a semiconductor body and a doped semiconductor region of a second conductivity type disposed between the surface and the first layer.Type: GrantFiled: September 6, 2013Date of Patent: February 16, 2016Assignee: Infineon Technologies AGInventors: Joost Willemen, Michael Mayerhofer, Ulrich Glaser, Yiqun Cao, Andreas Meiser, Magnus-Maria Hell, Matthias Stecher, Julien Lebon
-
Publication number: 20160035850Abstract: A semiconductor device includes a trench extending into a semiconductor body from a first surface. At least one of a ternary carbide and a ternary nitride is in the trench.Type: ApplicationFiled: August 4, 2014Publication date: February 4, 2016Inventors: Ulrich Glaser, Peter Irsigler, Hans-Joachim Schulze
-
Patent number: 9225163Abstract: A combined electro static discharge clamp for cascaded voltage pins can include an electronic switch, a plurality of discharge paths, and a plurality of trigger circuits. In response to detecting a voltage event across any two voltage pins, the trigger circuitry can turn on the electronic switch causing current caused by the voltage event to flow through one or more of the discharge paths instead of through functional circuitry which could potentially be damaged by the current caused by the voltage event.Type: GrantFiled: November 1, 2013Date of Patent: December 29, 2015Assignee: Infineon Technologies AGInventors: Yiqun Cao, Andreas Rupp, Ulrich Glaser
-
Patent number: 9159719Abstract: A two-stage protection device for an electronic component protects against transient disturbances. The electronic component may be a semiconductor component, and may include one or multiple transistors and/or an integrated circuit. The protection device is connected to at least a first contact and a second contact of the electronic component, and is disposed essentially in parallel to the component that is to be protected, between the first contact and the second contact. The protection device includes a first stage with at least one diode and a second stage separated from the first stage by a resistor. The second stage includes at least one diode arrangement having two back-to-back disposed diodes which are disposed cathode-to-cathode.Type: GrantFiled: July 25, 2013Date of Patent: October 13, 2015Assignee: Infineon Technologies AGInventors: Michael Mayerhofer, Andrei Cobzaru, Adrian Finney, Ulrich Glaser, Gilles Guerrero, Bogdan-Eugen Matei, Markus Mergens