Patents by Inventor Ulrich Moehlmann
Ulrich Moehlmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170366192Abstract: A phase locked loop is disclosed comprising: a phase detector, a loop filter, a frequency controller oscillator and a lock detector. The phase detector is operable in a bang-bang mode to provide a binary phase error signal indicating whether there is a positive or negative phase difference between a reference signal and a feedback signal. The loop filter is configured to provide a control signal derived from the binary phase error signal. The frequency controlled oscillator is configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal. The lock/unlock detector is configured to determine a lock/unlock state of the phase locked loop, the lock/unlock state derived from a duty cycle and/or spectral content of the binary phase error signal.Type: ApplicationFiled: May 31, 2017Publication date: December 21, 2017Inventor: Ulrich MÖEHLMANN
-
Publication number: 20170194973Abstract: An all digital phase locked loop system for tracking a variable frequency input signal and method of operation are described. The ADPLL system includes a digital phase locked loop, including a digitally controlled oscillator, and a model of the digitally controller oscillator. The model represents the behaviour of the digitally controlled oscillator as a function of frequency and has a model input arranged to receive a signal indicating a current target frequency. The model is configured to output at least one control signal to control the frequency of the digitally controlled oscillator to be closer to the current target frequency. The digital phase locked loop is configured to control the digitally controlled oscillator to reduce any difference between the frequency of the digitally controlled oscillator and the current target frequency arising from any deviation of the model of the digitally controlled oscillator from the digitally controlled oscillator.Type: ApplicationFiled: December 13, 2016Publication date: July 6, 2017Inventor: Ulrich Moehlmann
-
Patent number: 9614536Abstract: A phase locked loop is disclosed comprising: a phase detector, loop filter and a frequency controlled oscillator. The phase detector is configured to determine a phase difference between a reference signal and a feedback signal. The loop filter is configured to perform a filtering operation on a signal derived from the phase difference and to provide a control signal. The frequency controlled oscillator is configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal. The phase locked loop further comprises a lock detector, including: a phase lock detector configured to receive a first signal from the phase locked loop, and to derive a phase lock signal from the first signal; a frequency lock detector configured to receive a second signal from the phase locked loop, and to derive a frequency lock signal from the second signal.Type: GrantFiled: March 24, 2016Date of Patent: April 4, 2017Assignee: NXP B.V.Inventor: Ulrich Moehlmann
-
Publication number: 20160344538Abstract: A phase locked loop, comprising: a phase detector configured to determine a phase difference between a reference signal and a feedback signal; a loop filter configured to perform a filtering operation on a signal derived from the phase difference, and to provide a control signal; a frequency controlled oscillator configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal; wherein a low-pass filter is provided between the phase detector and the loop filter and/or between the loop filter and the frequency controlled oscillator to reduce quantization noise from the phase detector.Type: ApplicationFiled: May 17, 2016Publication date: November 24, 2016Inventor: Ulrich Moehlmann
-
Publication number: 20160344396Abstract: A phase locked loop is disclosed comprising: a phase detector, loop filter and a frequency controlled oscillator. The phase detector is configured to determine a phase difference between a reference signal and a feedback signal. The loop filter is configured to perform a filtering operation on a signal derived from the phase difference and to provide a control signal. The frequency controlled oscillator is configured to receive the control signal and provide an output signal with a frequency that varies according to the control signal. The phase locked loop further comprises a lock detector, including: a phase lock detector configured to receive a first signal from the phase locked loop, and to derive a phase lock signal from the first signal; a frequency lock detector configured to receive a second signal from the phase locked loop, and to derive a frequency lock signal from the second signal.Type: ApplicationFiled: March 24, 2016Publication date: November 24, 2016Inventor: Ulrich Moehlmann
-
Patent number: 9337850Abstract: Settling time may be reduced or eliminated for a phase-locked loop (ADPLL). An oscillator model provides proper settings that are applied to compensate both the frequency response and the phase response. A hardware device may include a Digital Controlled Oscillator (DCO); and a DCO model device with a processor, wherein the processor is configured to calculate a frequency for the DCO by searching for the frequency based upon operational parameters of the DCO, compare the calculated frequency to a measured frequency, and compensate, based upon the comparison, an ADPLL to decrease a settling time.Type: GrantFiled: July 30, 2014Date of Patent: May 10, 2016Assignee: NXP, B.V.Inventor: Ulrich Moehlmann
-
Publication number: 20160036454Abstract: Settling time may be reduced or eliminated for a phase-locked loop (ADPLL). An oscillator model provides proper settings that are applied to compensate both the frequency response and the phase response. A hardware device may include a Digital Controlled Oscillator (DCO); and a DCO model device with a processor, wherein the processor is configured to calculate a frequency for the DCO by searching for the frequency based upon operational parameters of the DCO, compare the calculated frequency to a measured frequency, and compensate, based upon the comparison, an ADPLL to decrease a settling time.Type: ApplicationFiled: July 30, 2014Publication date: February 4, 2016Inventor: Ulrich Moehlmann
-
Patent number: 8462032Abstract: A method for driving a sigma delta modulator, a sigma delta modulator comprising at least one integrator device and one quantizer device, and a readable medium having a computer program stored thereon for performing the method are described. The method comprises setting a sigma delta modulator to an irrational operation mode. The method comprises monitoring at least one output signal of the sigma delta modulator. The method comprises resetting the sigma delta modulator to the irrational operation mode depending on the monitored output signal.Type: GrantFiled: July 30, 2009Date of Patent: June 11, 2013Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Felix Naethe
-
Publication number: 20110234437Abstract: The present application relates to a method for driving a sigma delta modulator. The present application relates also to a sigma delta modulator comprising at least one integrator device and one quantizer device and it relates to a readable medium having a computer program stored thereon for performing said method. The method comprises setting a sigma delta modulator to an irrational operation mode. The method comprises monitoring at least one output signal of the sigma delta modulator. The method comprises resetting the sigma delta modulator to the irrational operation mode depending on the monitored output signal.Type: ApplicationFiled: July 30, 2009Publication date: September 29, 2011Applicant: NXP B.V.Inventors: Ulrich Moehlmann, Felix Naethe
-
Patent number: 7868949Abstract: In order to further develop a circuit arrangement (100; 102; 104; 106) and a method of locking onto and/or processing data, in particular audio, television and/or video data, by means of at least one phase locked loop (40), wherein phase information is detected by means of at least one phase detector (44), in particular following the arrival of at least one rising edge and/or falling edge of at least one analog input signal (50; 50), at least one increment (24) is determined by means of at least one loop filter (30), to which the output signal (56) which is output by the phase detector (44) is fed, and at least one ramp oscillator (46) is fed the increment (24) which is output by the loop filter (30), such that inter alia the circuit arrangement (100; 102; 104; 106).Type: GrantFiled: December 6, 2004Date of Patent: January 11, 2011Assignee: Trident Microsystems (Far East) Ltd.Inventors: Ulrich Moehlmann, Andreas Szaj
-
Publication number: 20090244375Abstract: In order to further develop a circuit arrangement (100; 102; 104; 106) and a method of locking onto and/or processing data, in particular audio, T[ele]V[ision] and/or video data, by means of at least one phase locked loop (40), wherein phase information is detected by means of at least one phase detector (44), in particular following the arrival of at least one rising edge and/or falling edge of at least one analog input signal (50; 50), at least one increment (24) is determined by means of at least one loop filter (30), to which the output signal (56) which is output by the phase detector (44) is fed, and at least one ramp oscillator (46) is fed the increment (24) which is output by the loop filter (30), such that inter alia the circuit arrangement (100; 102; 104; 106) and the method for operating the same can be readily adapted to various requirements, it is proposed that the phase locked loop (40) is essentially digital, wherein the input signal (50; 50), in particular the phase of the input signal (50; 50Type: ApplicationFiled: December 6, 2004Publication date: October 1, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Ulrich Moehlmann, Andreas Szaj
-
Patent number: 7557623Abstract: In order to further develop a circuit arrangement (100), in particular to a phase-locked loop for sub-clock or sub-pixel accurate phase-measurement and phase-generation, as well as a corresponding method in such way that no clock multiplier phase-locked loop is to be provided behind the time-to-digital converter and that neither an analog delay line nor a signal divider unit is to be provided between the digital ramp oscillator or discrete time oscillator and the digital-to-time converter, wherein less analog circuitry is susceptible for noise and for ground bounce in the digital environment, it is proposed to provide at least one phase measurement unit (10);—at least one loop filter unit (40; 40?) being provided with at least one output signal (delta-phi) of at least one phase detector unit (30); at least one digital ramp oscillator unit or discrete time oscillator unit (50; 50?) being provided with at least one output signal, in particular with at least one increment (inc), of the loop filter unit (40; 40?)Type: GrantFiled: April 13, 2006Date of Patent: July 7, 2009Assignee: NXP B.V.Inventors: Ulrich Moehlmann, Timo Giesselmann, Edwin Schapendonk, Frank Brand, Leendert Albertus Dick Van Den Broeke
-
Publication number: 20080204092Abstract: In order to further develop a circuit arrangement (100), in particular to a phase-locked loop for sub-clock or sub-pixel accurate phase-measurement and phase-generation, as well as a corresponding method in such way that no clock multiplier phase-locked loop is to be provided behind the time-to-digital converter and that neither an analog delay line nor a signal divider unit is to be provided between the digital ramp oscillator or discrete time oscillator and the digital-to-time converter, wherein less analog circuitry is susceptible for noise and for ground bounce in the digital environment, it is proposed to provide at least one phase measurement unit (10);—at least one loop filter unit (40; 40?) being provided with at least one output signal (delta-phi) of at least one phase detector unit (30); at least one digital ramp oscillator unit or discrete time oscillator unit (50; 50?) being provided with at least one output signal, in particular with at least one increment (inc), of the loop filter unit (40; 40?)Type: ApplicationFiled: April 13, 2006Publication date: August 28, 2008Applicant: NXP B.V.Inventors: Ulrich Moehlmann, Timo Giesselmann, Edwin Schapendonk, Frank Brand, Leendert Albertus Van Den Broeke
-
Patent number: 7221726Abstract: The invention relates to an arrangement for generating a decoder clock signal for decoding a data signal which is available together with a clock signal and a data word signal signalizing data words, both of which signals may each have different frequencies. The arrangement comprises a phase control circuit (1) which receives the clock signal and supplies the decoder clock signal from its output, and which comprises at least one adjustable divider (14) which is preferably arranged at the input of the phase control circuit (1) and whose division ratio is adjustable.Type: GrantFiled: June 26, 2002Date of Patent: May 22, 2007Assignee: NXP B.V.Inventor: Ulrich Moehlmann
-
Publication number: 20030003888Abstract: The invention relates to an arrangement for generating a decoder clock signal for decoding a data signal which is available together with a clock signal and a data word signal signalizing data words, both of which signals may each have different frequencies. The arrangement comprises a phase control circuit (1) which receives the clock signal and supplies the decoder clock signal from its output, and which comprises at least one adjustable divider (14) which is preferably arranged at the input of the phase control circuit (1) and whose division ratio is adjustable.Type: ApplicationFiled: June 26, 2002Publication date: January 2, 2003Inventor: Ulrich Moehlmann