Patents by Inventor Umberto Siciliani
Umberto Siciliani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240143235Abstract: Memory devices might include an array of memory cells and a controller configured to access the array of memory cells. The controller might be further configured to receive a command to perform an erase operation and in response to the command to perform the erase operation, begin execution of the erase operation. The controller might be further configured to while executing the erase operation, receive a command to perform a program operation; in response to the command to perform the program operation, suspend the execution of the erase operation; and with the execution of the erase operation suspended, execute the program operation.Type: ApplicationFiled: January 9, 2024Publication date: May 2, 2024Applicant: MICRON TECHNOLOGY, INC.Inventors: Umberto Siciliani, Floriano Montemurro
-
Patent number: 11966289Abstract: Systems and methods are disclosed including a memory device and a processing device operatively coupled to the memory device. The processing device can perform operations comprising performing a first read operation on the memory device to retrieve first data; determining, from the first data, second data indicative of a write temperature associated with the first data, wherein the write temperature is indicative of a temperature measured during a write operation; determining a read voltage value based on the second data; and performing a second read operation on the memory device using the read voltage value to obtain the first data.Type: GrantFiled: June 2, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Andrea Giovanni Xotta, Umberto Siciliani
-
Patent number: 11967384Abstract: Apparatuses, systems, and methods for algorithm qualifier commands are described according to embodiments of the present disclosure. One example method can include executing an algorithm qualifier command on a memory device and performing an operation on the memory device for a command sequence that follows the algorithm qualifier command using a number of settings indicated by the algorithm qualifier command. The algorithm qualifier command can indicate a number of settings to use while performing the operation on the memory device.Type: GrantFiled: July 1, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Anna Chiara Siviero, Umberto Siciliani
-
Publication number: 20240071510Abstract: Exemplary methods, apparatuses, and systems including a programming manager for controlling writing data bits to a memory device. The programming manager receives a first set of data bits for programming to memory. The programming manager writes a first subset of data bits to a first wordline during a first pass of programming. The programming manager writes a second subset of data bits of the first set of data bits to a buffer. The programming manager receives a second set of data bits for programming. The programming manager writes the second subset of data bits of the first set of data bits to the first wordline during a second pass of programming to increase a bit density of memory cells in the first wordline in response to receiving the second set of data bits.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Kishore Kumar Muchherla, Huai-Yuan Tseng, Giovanni Maria Paolucci, Dave Scott Ebsen, James Fitzpatrick, Akira Goda, Jeffrey S. McNeil, Umberto Siciliani, Daniel J. Hubbard, Walter Di Francesco, Michele Incarnati
-
Publication number: 20240071427Abstract: Control logic in a memory device receives, from a requestor, a request to read data from the memory array, the request comprising an indication of a segment of the memory array where the data is stored and performs, using previously configured read operation parameters, a first read operation to read the data and a write temperature associated with the data from the memory array. The control logic determines whether the previously configured read operation parameters satisfy a temperature criterion and responsive to determining that the previously configured read operation parameters do not satisfy the temperature criterion, configures the memory device with updated read operation parameters, and performs, using the updated read operation parameters, a second read operation to read the data from the memory array.Type: ApplicationFiled: August 24, 2023Publication date: February 29, 2024Inventors: Andrea Giovanni Xotta, Umberto Siciliani, Tommaso Vali
-
Patent number: 11908523Abstract: Control logic in a memory device initiates an express programming operation to program the set of memory cells to a target programming level of a set of programming levels. A set of data associated with the express programming operation is stored in a cache register. At a first time during the execution of the express programming operation, a prediction operation is executed to determine a prediction result corresponding to a programming status of the set of memory cells. The prediction result is compared to a threshold level to determine whether a condition is satisfied. The release of the set of data from the cache register is caused in response to satisfying the condition.Type: GrantFiled: February 18, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Walter Di Francesco, Violante Moschiano, Umberto Siciliani
-
Patent number: 11907574Abstract: Memory devices might include an array of memory cells and a controller configured to access the array of memory cells. The controller might be further configured to receive a command to perform a program operation and in response to the command to perform the program operation, begin execution of the program operation. The controller might be further configured to while executing the program operation, receive a command to perform a read operation; in response to the command to perform the read operation, suspend the execution of the program operation; and with the execution of the program operation suspended, execute the read operation.Type: GrantFiled: July 22, 2021Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Umberto Siciliani, Floriano Montemurro
-
Patent number: 11886346Abstract: A memory device includes a memory array configured with a plurality of memory planes, and control logic, operatively coupled with the memory array. The control logic receives, from a requestor, a plurality of cache read commands requesting first data from the memory array spread across the plurality of memory planes and receives, from the requestor, a cache read context switch command and a snap read command requesting second data from one of the plurality of memory planes of the memory array. Responsive to receiving the cache read context switch command, the control logic suspends processing of the plurality of cache read commands and processes the snap read command to read the second data from the memory array and return the second data to the requestor.Type: GrantFiled: April 22, 2021Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Giuseppe D'Eliseo, Anna Scalesse, Umberto Siciliani, Carminantonio Manganelli
-
Publication number: 20240005996Abstract: Apparatuses, systems, and methods for algorithm qualifier commands are described according to embodiments of the present disclosure. One example method can include executing an algorithm qualifier command on a memory device and performing an operation on the memory device for a command sequence that follows the algorithm qualifier command using a number of settings indicated by the algorithm qualifier command. The algorithm qualifier command can indicate a number of settings to use while performing the operation on the memory device.Type: ApplicationFiled: July 1, 2022Publication date: January 4, 2024Inventors: Anna Chiara Siviero, Umberto Siciliani
-
Patent number: 11842078Abstract: A memory device includes a memory array configured with a plurality of memory planes, and control logic, operatively coupled with the memory array. The control logic performs a plurality of asynchronous memory access operations on the plurality of memory planes, detects an occurrence of an asynchronous interrupt event, and initiates a termination procedure for each of the plurality of asynchronous memory access operations to permit each of the plurality of asynchronous memory access operations to end at different times. In response to a first memory access operation of the plurality of asynchronous memory access operations ending, the control logic asserts a command result signal, wherein the command result signal is de-asserted automatically in response to receipt of a subsequent memory access command directed to any of the plurality of memory planes, and asserts a persistent event register signal, wherein the command result signal is de-asserted in response to receipt of a clear event register command.Type: GrantFiled: January 31, 2022Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Andrea Giovanni Xotta, Guido Luciano Rizzo, Umberto Siciliani, Tommaso Vali, Luca De Santis, Walter Di Francesco
-
Publication number: 20230393936Abstract: Systems and methods are disclosed including a memory device and a processing device operatively coupled to the memory device. The processing device can perform operations comprising performing a first read operation on the memory device to retrieve first data; determining, from the first data, second data indicative of a write temperature associated with the first data, wherein the write temperature is indicative of a temperature measured during a write operation; determining a read voltage value based on the second data; and performing a second read operation on the memory device using the read voltage value to obtain the first data.Type: ApplicationFiled: June 2, 2022Publication date: December 7, 2023Inventors: Andrea Giovanni Xotta, Umberto Siciliani
-
Publication number: 20230298680Abstract: Memories might include a controller configured to cause the memory to prepare a first plurality of memory cells of a block of memory cells for programming from an initialization state of the block of memory cells, program the first data to the first plurality of memory cells, and, in response to receiving a write command associated with a second address corresponding to the block of memory cells and with second data before successfully verifying programming of the first data to the first plurality of memory cells, prepare a second plurality of memory cells of the block of memory cells corresponding to the second address for programming without returning the block of memory cells to the initialization state after programming the first data to the first plurality of memory cells.Type: ApplicationFiled: February 16, 2023Publication date: September 21, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Umberto Siciliani, Violante Moschiano, Walter Di Francesco, Dheeraj Srinivasan
-
Patent number: 11740987Abstract: A system includes a memory array and control logic, operatively coupled to the memory array, to perform operations including causing, during chip initialization, a first attempt of a chip initialization process to be performed based on a first configuration. The first configuration includes a first set of control settings for reading a block of the memory array during the first attempt. The operations further include determining that the first attempt has failed, and, in response to determining that the first attempt has failed, causing an automatic chip initialization retry process to be performed. Causing the automatic chip initialization retry process to be performed includes causing a second attempt of the chip initialization process to be performed using a second configuration. The second configuration includes a second set of control settings different from the first set of control settings for reading the block during the second attempt.Type: GrantFiled: January 25, 2022Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Umberto Siciliani, Domenico Monteleone
-
Patent number: 11735268Abstract: Memory devices might include an array of memory cells and a controller configured to access the array of memory cells. The controller might be further configured to receive a command to perform an erase operation; and in response to the command to perform the erase operation, begin execution of the erase operation. The controller might be further configured to while executing the erase operation, receive a command to perform a program operation; in response to the command to perform the program operation, suspend the execution of the erase operation; and with the execution of the erase operation suspended, execute the program operation.Type: GrantFiled: July 22, 2021Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventors: Umberto Siciliani, Floriano Montemurro, Eric N. Lee, Dheeraj Srinivasan
-
Patent number: 11704047Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: GrantFiled: November 29, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro
-
Publication number: 20230134281Abstract: A memory device includes an array of memory cells configured as single-level cell memory and control logic operatively coupled to the array of memory cells. The control logic performs operations including: causing hardware initialization of a set of sub-blocks that are to be programmed within the array of memory cells; causing a first sub-block of the set of sub-blocks to be preconditioned for a program operation; causing multiple pages of data to be programmed to respective ones of the set of sub-blocks; and selectively causing a program verify to be performed on memory cells of the set of sub-blocks after programming the multiple pages of data.Type: ApplicationFiled: October 28, 2022Publication date: May 4, 2023Inventors: Leo Raimondo, Federica Paolini, Umberto Siciliani, Violante Moschiano, Gianfranco Valeri, Davide Esposito, Walter Di Francesco
-
Publication number: 20230065421Abstract: Control logic in a memory device initiates an express programming operation to program the set of memory cells to a target programming level of a set of programming levels. A set of data associated with the express programming operation is stored in a cache register. At a first time during the execution of the express programming operation, a prediction operation is executed to determine a prediction result corresponding to a programming status of the set of memory cells. The prediction result is compared to a threshold level to determine whether a condition is satisfied. The release of the set of data from the cache register is caused in response to satisfying the condition.Type: ApplicationFiled: February 18, 2022Publication date: March 2, 2023Inventors: Walter Di Francesco, Violante Moschiano, Umberto Siciliani
-
Publication number: 20230059543Abstract: A memory device includes a memory array comprising a plurality of memory planes, wherein the plurality of memory planes are arranged in a plurality of independent plane groups, and wherein each of the plurality of independent plane groups comprises one or more of the plurality of memory planes. The memory device further includes a plurality of independent analog driver circuits coupled to the memory array, wherein a respective one of the plurality of independent analog driver circuits is associated with a respective one of the plurality of independent plane groups. The memory device further includes a common analog circuit coupled to the memory array, wherein the common analog circuit is shared by the plurality of independent analog driver circuits and the plurality of independent plane groups.Type: ApplicationFiled: August 15, 2022Publication date: February 23, 2023Inventors: Andrea Giovanni Xotta, Dheeraj Srinivasan, Ali Mohammadzadeh, Karl D. Schuh, Guido Luciano Rizzo, Jung Sheng Hoei, Michele Piccardi, Tommaso Vali, Umberto Siciliani, Rohitkumar Makhija, June Lee, Aaron S. Yip, Daniel J. Hubbard
-
Publication number: 20230027820Abstract: A memory device includes a page buffer with a cache register and data registers, a memory array with a set of sub-blocks of memory cells configured as single-level cell (SLC) memory, and control logic. The control logic performs operations including: causing a first page of SLC data to be stored in the cache register; causing the first page of the SLC data to be moved from the cache register to a first data register; causing a subsequent page of the SLC data to be stored in the cache register; causing the SLC data stored in the cache register and in the data registers to be concurrently programmed to the set of sub-blocks, where the first page is programmed to a first sub-block and the subsequent page is programmed to a subsequent sub-block; and causing a subset of the operations for programming the set of sub-blocks to be performed in parallel.Type: ApplicationFiled: January 26, 2022Publication date: January 26, 2023Inventors: Umberto Siciliani, Violante Moschiano, Walter Di Francesco
-
Publication number: 20230017305Abstract: A variety of applications can include apparatus or methods that provide a well ring for resistive ground power domain segregation. The well ring can be implemented as a n-well in a p-type substrate. Resistive separation between ground domains can be generated by biasing a n-well ring to an external supply voltage. This approach can provide a procedure, from a process standpoint, that provides relatively high flexibility to design for chip floor planning and simulation, while providing sufficient noise rejection between independent ground power domains when correctly sized. Significant noise rejection between ground power domains can be attained.Type: ApplicationFiled: April 27, 2022Publication date: January 19, 2023Inventors: Mattia Cichocki, Vladimir Mikhalev, Phani Bharadwaj Vanguri, James Eric Davis, Kenneth William Marr, Chiara Cerafogli, Michael James Irwin, Domenico Tuzi, Umberto Siciliani, Alessandro Alilla, Andrea Giovanni Xotta, Chung-Ping Wu, Luigi Marchese, Pasquale Conenna, Joonwoo Nam, Ishani Bhatt, Fulvio Rori, Andrea D'Alessandro, Michele Piccardi, Aleksey Prozapas, Luigi Pilolli, Violante Moschiano