Patents by Inventor Vishal P. Trivedi
Vishal P. Trivedi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8264295Abstract: A switched varactor circuit for use at least one operating frequency comprises a first resistive element having a first terminal and a second terminal, wherein the first terminal is coupled to receive a switching voltage; a hetero-junction bipolar transistor (HBT) having a base terminal, a first conducting terminal, and a second conducting terminal, wherein the base terminal of the HBT is coupled to a second terminal of the resistive element, and wherein the first conducting terminal is coupled to a first circuit node; and a first varactor having an anode coupled to the second conductive terminal of the HBT and a cathode coupled to a second circuit node, and wherein a capacitance value at the first circuit node is a function of the switching voltage.Type: GrantFiled: August 31, 2010Date of Patent: September 11, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Vishal P. Trivedi
-
Patent number: 8258035Abstract: A method for making a transistor is provided which comprises (a) providing a semiconductor structure having a gate (211) overlying a semiconductor layer (203), and having at least one spacer structure (213) disposed adjacent to said gate; (b) removing a portion of the semiconductor structure adjacent to the spacer structure, thereby exposing a portion (215) of the semiconductor structure which underlies the spacer structure; and (c) subjecting the exposed portion of the semiconductor structure to an angled implant (253, 254).Type: GrantFiled: May 4, 2007Date of Patent: September 4, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, John J. Hackenberg, David C. Sing, Tab A. Stephens, Daniel G. Tekleab, Vishal P. Trivedi
-
Publication number: 20120199881Abstract: High frequency performance of (e.g., silicon) bipolar devices (100) is improved by reducing the extrinsic base resistance Rbx. Emitter (160), intrinsic base (161, 163) and collector (190) are formed in a semiconductor body (115). An emitter contact (154) has a region (1541) that overlaps a portion (1293, 1293?) of an extrinsic base contact (129). A sidewall (1294) is formed in the extrinsic base contact (129) proximate a lateral edge (1543) of the overlap region (1541) of the emitter contact (154). The sidewall (1294) is amorphized during or after formation so that when the emitter contact (154) and the extrinsic base contact (129) are, e.g., silicided, some of the metal atoms forming the silicide penetrate into the sidewall (1294) so that part (183) of the highly conductive silicided extrinsic base contact (182, 183) extends under the edge (1543) of the overlap region (1541) of the emitter contact (154) closer to the intrinsic base (161, 163), thereby reducing Rbx.Type: ApplicationFiled: February 9, 2011Publication date: August 9, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jay P. John, James A. Kirchgessner, Vishal P. Trivedi
-
Patent number: 8193868Abstract: A switched capacitor circuit for use at at least one operating frequency is provided. The switched capacitor may include an inductive element having a first terminal coupled to a switching voltage and a second terminal. The switched capacitor circuit may further include a hetero-junction bipolar transistor (HBT) having a base terminal coupled to the second terminal of the inductive element, a first conducting terminal, and a second conducting terminal coupled to a voltage supply terminal.Type: GrantFiled: April 28, 2010Date of Patent: June 5, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Vishal P. Trivedi
-
Publication number: 20120080804Abstract: A process of forming an electronic device can include providing a first interconnect over a substrate having a primary surface, depositing a first insulating layer over the first interconnect, and patterning the first insulating layer to define an opening extending towards the first interconnect. The process can also include depositing a second insulating layer over the first insulating layer to seal the opening and form a cavity within the first opening, and forming a second interconnect over the first and second insulating layers. The cavity can be disposed between the first interconnect and the second interconnect. In another aspect, an electronic device can include a first interconnect, a first insulating layer defining a cavity, and a second interconnect. The cavity can be disposed between the first interconnect and the second interconnect, and a via may not be exposed within the cavity.Type: ApplicationFiled: October 5, 2010Publication date: April 5, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Vishal P. Trivedi, Jay P. John
-
Patent number: 8138073Abstract: A method for forming a metal-semiconductor Schottky contact in a well region is provided. The method includes forming a first insulating layer overlying a shallow trench isolation in the well region; and removing a portion of the first insulating layer such that only the well region and a portion of the shallow trench isolation is covered by a remaining portion of the first insulating layer. The method further includes forming a second insulating layer overlying the remaining portion of the first insulating layer and using a contact mask, forming a contact opening in the second insulating layer and the remaining portion of the first insulating layer to expose a portion of the well region. The method further includes forming the metal-semiconductor Schottky contact in the exposed portion of the well region by forming a metal layer in the contact opening and annealing the metal layer.Type: GrantFiled: April 23, 2010Date of Patent: March 20, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Vishal P. Trivedi
-
Publication number: 20120049967Abstract: A switched varactor circuit for use at least one operating frequency comprises a first resistive element having a first terminal and a second terminal, wherein the first terminal is coupled to receive a switching voltage; a hetero-junction bipolar transistor (HBT) having a base terminal, a first conducting terminal, and a second conducting terminal, wherein the base terminal of the HBT is coupled to a second terminal of the resistive element, and wherein the first conducting terminal is coupled to a first circuit node; and a first varactor having an anode coupled to the second conductive terminal of the HBT and a cathode coupled to a second circuit node, and wherein a capacitance value at the first circuit node is a function of the switching voltage.Type: ApplicationFiled: August 31, 2010Publication date: March 1, 2012Inventor: VISHAL P. TRIVEDI
-
Publication number: 20120021586Abstract: Methods are disclosed for forming an improved varactor diode having first and second terminals. The methods include providing a substrate having a first surface in which are formed isolation regions separating first and second parts of the diode. A varactor junction is formed in the first part with a first side coupled to the first terminal and a second side coupled to the second terminal via a sub-isolation buried layer (SIBL) region extending under the bottom and partly up the sides of the isolation regions to a further doped region that is ohmically connected to the second terminal. The first part does not extend to the SIBL region. The varactor junction desirably comprises a hyper-abrupt doped region. The combination provides improved tuning ratio, operating frequency and breakdown voltage of the varactor diode while still providing adequate Q.Type: ApplicationFiled: September 30, 2011Publication date: January 26, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Patent number: 8084786Abstract: High frequency performance of (e.g., silicon) bipolar devices is improved by reducing the extrinsic base resistance Rbx. Emitter, base and collector regions are formed in or on a semiconductor substrate. The emitter contact has a portion that overhangs a portion of the extrinsic base contact, thereby forming a cave-like cavity between the overhanging portion of the emitter contact and the underlying regions of the extrinsic base contact. When the emitter contact and the extrinsic base contact are silicided, some of the metal atoms forming the silicide penetrate into the cavity so that the highly conductive silicided extrinsic base contact extends under the edge of the emitter contact closer to the base itself, thereby reducing Rbx. Smaller Rbx provides transistors with higher fMAX.Type: GrantFiled: July 29, 2010Date of Patent: December 27, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jay P. John, James A. Kirchgessner, Vishal P. Trivedi
-
Patent number: 8053866Abstract: An improved varactor diode (20, 50) having first (45) and second (44) terminals is obtained by providing a substrate (22, 52) having a first surface (21, 51) in which are formed isolation regions (28, 58) separating first (23, 53) and second (25, 55) parts of the diode (20, 50). A varactor junction (40, 70) is formed in the first part (23, 53) and having a first side (35, 66) coupled to the first terminal (45) and a second side (34, 54) coupled to the second terminal (44) via a sub-isolation buried layer (SIBL) region (26, 56) extending under the bottom (886) and partly up the sides (885) of the isolation regions (28, 58) to a further doped region (30, 32; 60, 62) ohmically connected to the second terminal (44). The first part (36, 66) does not extend to the SIBL region (26, 56). The varactor junction (40, 70) desirably comprises a hyper-abrupt doped region (34, 54).Type: GrantFiled: August 6, 2009Date of Patent: November 8, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Reuda, Vishal P. Trivedi
-
Publication number: 20110267149Abstract: A switched capacitor circuit for use at at least one operating frequency is provided. The switched capacitor may include an inductive element having a first terminal coupled to a switching voltage and a second terminal. The switched capacitor circuit may further include a hetero-junction bipolar transistor (HBT) having a base terminal coupled to the second terminal of the inductive element, a first conducting terminal, and a second conducting terminal coupled to a voltage supply terminal.Type: ApplicationFiled: April 28, 2010Publication date: November 3, 2011Inventor: Vishal P. Trivedi
-
Publication number: 20110263112Abstract: A method for forming a metal-semiconductor Schottky contact in a well region is provided. The method includes forming a first insulating layer overlying a shallow trench isolation in the well region; and removing a portion of the first insulating layer such that only the well region and a portion of the shallow trench isolation is covered by a remaining portion of the first insulating layer. The method further includes forming a second insulating layer overlying the remaining portion of the first insulating layer and using a contact mask, forming a contact opening in the second insulating layer and the remaining portion of the first insulating layer to expose a portion of the well region. The method further includes forming the metal-semiconductor Schottky contact in the exposed portion of the well region by forming a metal layer in the contact opening and annealing the metal layer.Type: ApplicationFiled: April 23, 2010Publication date: October 27, 2011Inventor: VISHAL P. TRIVEDI
-
Patent number: 8022507Abstract: An improved varactor diode is obtained by providing a substrate having a first surface and in which are formed a first N region having a first peak dopant concentration located at a first depth beneath the surface, and a first P region having a second peak dopant concentration greater than the first peak dopant concentration located at a second depth beneath the surface less than the first depth, and a second P region having a third peak dopant concentration greater than the second peak dopant concentration and located at a third depth at or beneath the surface less than the second depth, so that the first P region provides a retrograde doping profile whose impurity concentration increases with distance from the inward edge of the second P region up to the second peak dopant concentration.Type: GrantFiled: February 25, 2011Date of Patent: September 20, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Vishal P. Trivedi
-
Publication number: 20110210430Abstract: A method for forming a semiconductor structure includes forming an isolation region in a semiconductor substrate; forming a conductive layer over the isolation region; forming a first dielectric layer over the conductive layer; forming a plurality of conductive vias extending through the first dielectric layer to the conductive layer and electrically contacting the conductive layer; forming a second dielectric layer over the first dielectric layer; and forming a conductive ground plane in the second dielectric layer. Each of the plurality of conductive vias is in electrical contact with the conductive ground plane, and the conductive ground plane includes an opening, wherein the opening is located directly over the conductive layer. At least one interconnect layer may be formed over the second dielectric layer and may include a transmission line which transmits a signal having a frequency of at least 30 gigahertz.Type: ApplicationFiled: February 26, 2010Publication date: September 1, 2011Inventor: Vishal P. Trivedi
-
Publication number: 20110140240Abstract: An improved varactor diode is obtained by providing a substrate having a first surface and in which are formed a first N region having a first peak dopant concentration located at a first depth beneath the surface, and a first P region having a second peak dopant concentration greater than the first peak dopant concentration located at a second depth beneath the surface less than the first depth, and a second P region having a third peak dopant concentration greater than the second peak dopant concentration and located at a third depth at or beneath the surface less than the second depth, so that the first P region provides a retrograde doping profile whose impurity concentration increases with distance from the inward edge of the second P region up to the second peak dopant concentration.Type: ApplicationFiled: February 25, 2011Publication date: June 16, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Vishal P. Trivedi
-
Patent number: 7919382Abstract: An improved varactor diode (40) is obtained by providing a substrate (70) having a first surface (73) and in which are formed a first N region (46) having a first peak dopant concentration (47) located at a first depth (48) beneath the surface (73), and a first P region 49having a second peak dopant concentration (50) greater than the first peak dopant concentration located at a second depth (51) beneath the surface less than the first depth (48), and a second P region (42) having a third peak dopant concentration (43) greater than the second peak dopant concentration and located at a third depth at or beneath the surface (73) less than the second depth (51), so that the first P region (49) provides a retrograde doping profile whose impurity concentration increases with distance from the inward edge (44) of the second P region (42) up to the second peak dopant concentration (50).Type: GrantFiled: September 9, 2008Date of Patent: April 5, 2011Assignee: Freescale Semicondcutor, Inc.Inventor: Vishal P. Trivedi
-
Publication number: 20110031588Abstract: An improved varactor diode (20, 50) having first (45) and second (44) terminals is obtained by providing a substrate (22, 52) having a first surface (21, 51) in which are formed isolation regions (28, 58) separating first (23, 53) and second (25, 55) parts of the diode (20, 50). A varactor junction (40, 70) is formed in the first part (23, 53) and having a first side (35, 66) coupled to the first terminal (45) and a second side (34, 54) coupled to the second terminal (44) via a sub-isolation buried layer (SIBL) region (26, 56) extending under the bottom (886) and partly up the sides (885) of the isolation regions (28, 58) to a further doped region (30, 32; 60, 62) ohmically connected to the second terminal (44). The first part (36, 66) does not extend to the SIBL region (26, 56). The varactor junction (40, 70) desirably comprises a hyper-abrupt doped region (34, 54).Type: ApplicationFiled: August 6, 2009Publication date: February 10, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Pamela J. Welch, Wen Ling Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Publication number: 20100329043Abstract: Embodiments relate to a two-transistor (2T) floating-body cell (FBC) for embedded-DRAM applications. Further embodiments pertain to a floating-body/gate cell (FBGC), which yields reduction in power dissipation, in addition to better signal margin, longer data retention, and higher memory density.Type: ApplicationFiled: October 1, 2008Publication date: December 30, 2010Applicant: University of Florida Research Foundation, Inc.Inventors: Jerry G. Fossum, Leo Mathew, Michael Sadd, Vishal P. Trivedi
-
Publication number: 20100314664Abstract: High frequency performance of (e.g., silicon) bipolar devices is improved by reducing the extrinsic base resistance Rbx. Emitter, base and collector regions are formed in or on a semiconductor substrate. The emitter contact has a portion that overhangs a portion of the extrinsic base contact, thereby forming a cave-like cavity between the overhanging portion of the emitter contact and the underlying regions of the extrinsic base contact. When the emitter contact and the extrinsic base contact are silicided, some of the metal atoms forming the silicide penetrate into the cavity so that the highly conductive silicided extrinsic base contact extends under the edge of the emitter contact closer to the base itself, thereby reducing Rbx. Smaller Rbx provides transistors with higher fMAX.Type: ApplicationFiled: July 29, 2010Publication date: December 16, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jay P. John, James A. Kirchgessner, Vishal P. Trivedi
-
Patent number: 7846803Abstract: A method of forming a doped region includes, in one embodiment, implanting a dopant into a region in a semiconductor substrate, recrystallizing the region by performing a first millisecond anneal, wherein the first millisecond anneal has a first temperature and a first dwell time, and activating the region using as second millisecond anneal after recrystallizing the region, wherein the second millisecond anneal has a second temperature and a second dwell time. In one embodiment, the first millisecond anneal and the second millisecond anneal use a laser. In one embodiment, the first temperature is the same as the second temperature and the first dwell time is the same as the second dwell time. In another embodiment, the first temperature is different from the second temperature and the first dwell time is different from the second dwell time.Type: GrantFiled: May 31, 2007Date of Patent: December 7, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Gregory S. Spencer, Vishal P. Trivedi