Patents by Inventor Wah Nam Hsu
Wah Nam Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140254251Abstract: In a particular embodiment, a method includes controlling a temperature within a chamber while applying a magnetic field. A device including a memory array is located in the chamber. The method includes applying a magnetic field to the memory array and testing the memory array during application of the magnetic field to the memory array at a target temperature.Type: ApplicationFiled: March 7, 2013Publication date: September 11, 2014Applicant: QUALCOMM INCORPORATEDInventors: Kangho Lee, Wah Nam Hsu, Xiao Lu, Seung H. Kang
-
Patent number: 8797792Abstract: A memory device includes a magnetic tunnel junction (MTJ) bitcell. The MTJ bitcell includes a first MTJ and a second MTJ. The memory device further includes programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell. The non-reversible state corresponds to a value of the MTJ bitcell that is determined by comparing a first value read at the first MTJ and a second value read at the second MTJ.Type: GrantFiled: September 10, 2013Date of Patent: August 5, 2014Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pil Kim, Seung H. Kang, Xiaochun Zhu, Tae Hyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew Michael Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Publication number: 20140139209Abstract: Several novel features pertain to an automatic testing equipment (ATE) memory tester that includes a load board, a projected-field electromagnet, a positioning mechanism and a memory tester. The load board is for coupling to a die package that includes a magnetoresistive random access memory (MRAM) having several cells, where each cell includes a magnetic tunnel junction (MTJ). The projected-field electromagnet is for applying a portion of a magnetic field across the MRAM. The portion of the magnetic field may be substantially uniform. The positioning mechanism is coupled to the electromagnet and the load board, and is configured to position the electromagnet vertically about (above/below) the die package when the die package is coupled to the load board. The memory tester is coupled to the load board. The memory tester is for testing the MRAM when the substantially uniform portion of the magnetic field is applied across the MRAM.Type: ApplicationFiled: November 19, 2012Publication date: May 22, 2014Applicant: QUALCOMM INCORPORATEDInventors: Kangho Lee, Xiao Lu, Wah Nam Hsu, Seung H. Kang
-
Patent number: 8681536Abstract: A magnetic tunnel junction (MTJ) with direct contact is manufactured having lower resistances, improved yield, and simpler fabrication. The lower resistances improve both read and write processes in the MTJ. The MTJ layers are deposited on a bottom electrode aligned with the bottom metal. An etch stop layer may be deposited adjacent to the bottom metal to prevent overetch of an insulator surrounding the bottom metal. The bottom electrode is planarized before deposition of the MTJ layers to provide a substantially flat surface. Additionally, an underlayer may be deposited on the bottom electrode before the MTJ layers to promote desired characteristics of the MTJ.Type: GrantFiled: May 11, 2010Date of Patent: March 25, 2014Assignee: QUALCOMM IncorporatedInventors: Seung H. Kang, Xia Li, Wei-Chuan Chen, Kangho Lee, Xiaochun Zhu, Wah Nam Hsu
-
Publication number: 20140071741Abstract: A one time programming (OTP) apparatus unit cell includes magnetic tunnel junctions (MTJs) with reversed connections for placing the MTJ in an anti-parallel resistance state during programming. Increased MTJ resistance in its anti-parallel resistance state causes a higher programming voltage which reduces programming time and programming current.Type: ApplicationFiled: September 13, 2012Publication date: March 13, 2014Applicant: QUALCOMM IncorporatedInventors: Jung Pill Kim, Taehyun Kim, Kangho Lee, Seung H. Kang, Xia Li, Wah Nam Hsu
-
Publication number: 20140073064Abstract: A magnetic tunnel junction (MTJ) with direct contact is manufactured having lower resistances, improved yield, and simpler fabrication. The lower resistances improve both read and write processes in the MTJ. The MTJ layers are deposited on a bottom electrode aligned with the bottom metal. An etch stop layer may be deposited adjacent to the bottom metal to prevent overetch of an insulator surrounding the bottom metal. The bottom electrode is planarized before deposition of the MTJ layers to provide a substantially flat surface. Additionally, an underlayer may be deposited on the bottom electrode before the MTJ layers to promote desired characteristics of the MTJ.Type: ApplicationFiled: November 21, 2013Publication date: March 13, 2014Applicant: QUALCOMM IncorporatedInventors: Seung Hyuk Kang, Xia Li, Wei-Chuan Chen, Kangho Lee, Xiaochun Zhu, Wah Nam Hsu
-
Publication number: 20140048894Abstract: Systems and methods for multiple-time programmable (MTP) devices. An MTP device includes a magnetic tunnel junction (MTJ) device programmable to a plurality of states based on voltage applied across the MTJ device. The plurality of states include a first resistance state corresponding to a first binary value stored in the MTJ device based on a first voltage, a second resistance state corresponding to a second binary value stored in the MTJ device based on a second voltage, a third resistance state corresponding to a breakdown of a barrier layer of the MTJ device based on a third voltage, and a fourth resistance state corresponding to an open fuse based on a fourth voltage.Type: ApplicationFiled: August 20, 2012Publication date: February 20, 2014Applicant: QUALCOMM INCORPORATEDInventors: Xia Li, Kangho Lee, Jung Pill Kim, Taehyun Kim, Wah Nam Hsu, Seung H. Kang, Xiaochun Zhu, Wei-Chuan Chen, Sungryul Kim
-
Publication number: 20140010006Abstract: A memory device includes a magnetic tunnel junction (MTJ) bitcell. The MTJ bitcell includes a first MTJ and a second MTJ. The memory device further includes programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell. The non-reversible state corresponds to a value of the MTJ bitcell that is determined by comparing a first value read at the first MTJ and a second value read at the second MTJ.Type: ApplicationFiled: September 10, 2013Publication date: January 9, 2014Applicant: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim, Seung H. Kang, Xiaochun Zhu, Taehyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew M. Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Patent number: 8599606Abstract: A memory device for providing memory bit repair. The memory device may include memory cells. Each of the memory cells may include a measurable characteristic that identifies a stored data value. At least one of the memory cells may have a measurable characteristic set to a defective bit state. A defective bit state may refer to a measurable characteristic set to be outside of a working measureable characteristic range. The defective bit state may enable memory bit repair by identifying the at least one memory cell as being defective.Type: GrantFiled: February 16, 2012Date of Patent: December 3, 2013Assignee: QUALCOMM IncorporatedInventor: Wah Nam Hsu
-
Patent number: 8582354Abstract: Methods and apparatus for testing a resistive memory element are provided. In an example, an initial test resistor in a resistance network coupled to a first input of a sense amplifier is selected, where the resistive memory element is coupled to a second input of the sense amplifier and an output of the sense amplifier is measured. Another test resistor is selected based on the output of the sense amplifier and both the measuring the output step and the selecting another test resistor step are repeated until the output of the sense amplifier changes. A resistance of the resistive memory element is estimated based on the last test resistor selected, where the selected test resistors and the resistive memory element pass respective currents having substantially similar amplitudes and are coupled to respective access transistors having substantially similar properties.Type: GrantFiled: May 4, 2012Date of Patent: November 12, 2013Assignee: QUALCOMM IncorporatedInventors: Xia Li, Wah Nam Hsu, Jung Pill Kim, Taehyun Kim, Seung H. Kang
-
Publication number: 20130294150Abstract: Methods and apparatus for testing a resistive memory element are provided. In an example, an initial test resistor in a resistance network coupled to a first input of a sense amplifier is selected, where the resistive memory element is coupled. to a second input of the sense amplifier and an output of the sense amplifier is measured. Another test resistor is selected based on the output of the sense amplifier and both the measuring the output step and the selecting another test resistor step are repeated until the output of the sense amplifier changes. A resistance of the resistive memory element is estimated based on the last test resistor selected, where the selected test resistors and the resistive memory element pass respective currents having substantially similar amplitudes and are coupled to respective access transistors having substantially similar properties.Type: ApplicationFiled: May 4, 2012Publication date: November 7, 2013Applicant: QUALCOMM IncorporatedInventors: Xia Li, Wah Nam Hsu, Jung Pill Kim, Taehyun Kim, Seung H. Kang
-
Patent number: 8547736Abstract: A method of generating a non-reversible state at a bitcell having a first magnetic tunnel junction (MTJ) and a second MTJ includes applying a program voltage to the first MTJ of the bitcell without applying the program voltage to the second MTJ of the bitcell. A memory device includes a bitcell having a first MTJ and a second MTJ and programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell.Type: GrantFiled: August 3, 2010Date of Patent: October 1, 2013Assignee: QUALCOMM IncorporatedInventors: Hari M. Rao, Jung Pill Kim, Seung H. Kang, Xiaochun Zhu, Tae Hyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew Michael Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Publication number: 20130215671Abstract: A memory device for providing memory bit repair. The memory device may include memory cells. Each of the memory cells may include a measurable characteristic that identifies a stored data value. At least one of the memory cells may have a measurable characteristic set to a defective bit state. A defective bit state may refer to a measurable characteristic set to be outside of a working measureable characteristic range. The defective bit state may enable memory bit repair by identifying the at least one memory cell as being defective.Type: ApplicationFiled: February 16, 2012Publication date: August 22, 2013Applicant: QUALCOMM IncorporatedInventor: Wah Nam Hsu
-
Publication number: 20130114336Abstract: A two-transistor one-MTJ (2T1MTJ) three port structure includes two separate pin layer structures coupled to one free layer structure. The pin layer structures may include an anti-ferromagnetic layer (AFM) layer coupled to a pin layer. The free layer structure includes free layer coupled to a barrier layer and a cap layer. The free layer structure may include a thin barrier layer coupled to each of the pin layer stacks. The three port MTJ structure provides separate write and read paths which improve read sensing margin without increasing write voltage or current. The three port MTJ structure may be fabricated with a simple two step MTJ etch process.Type: ApplicationFiled: January 24, 2012Publication date: May 9, 2013Applicant: QUALCOMM IncorporatedInventors: Xia Li, Xiaochun Zhu, Seung H. Kang, Jung Pill Kim, Wah Nam Hsu, Taehyun Kim, Kangho Lee
-
Publication number: 20120033490Abstract: A method of generating a non-reversible state at a bitcell having a first magnetic tunnel junction (MTJ) and a second MTJ includes applying a program voltage to the first MTJ of the bitcell without applying the program voltage to the second MTJ of the bitcell. A memory device includes a bitcell having a first MTJ and a second MTJ and programming circuitry configured to generate a non-reversible state at the bitcell by applying a program signal to a selected one of the first MTJ and the second MTJ of the bitcell.Type: ApplicationFiled: August 3, 2010Publication date: February 9, 2012Applicant: QUALCOMM INCORPORATEDInventors: Hari M. Rao, Jung Pill Kim, Seung H. Kang, Xiaochun Zhu, Tae Hyun Kim, Kangho Lee, Xia Li, Wah Nam Hsu, Wuyang Hao, Jungwon Suh, Nicholas K. Yu, Matthew Michael Nowak, Steven M. Millendorf, Asaf Ashkenazi
-
Publication number: 20110175181Abstract: A magnetic tunnel junction (MTJ) with direct contact is manufactured having lower resistances, improved yield, and simpler fabrication. The lower resistances improve both read and write processes in the MTJ. The MTJ layers are deposited on a bottom electrode aligned with the bottom metal. An etch stop layer may be deposited adjacent to the bottom metal to prevent overetch of an insulator surrounding the bottom metal. The bottom electrode is planarized before deposition of the MTJ layers to provide a substantially flat surface. Additionally, an underlayer may be deposited on the bottom electrode before the MTJ layers to promote desired characteristics of the MTJ.Type: ApplicationFiled: May 11, 2010Publication date: July 21, 2011Applicant: QUALCOMM IncorporatedInventors: Seung H. Kang, Xia Li, Wei-Chuan Chen, Kangho Lee, Xiaochun Zhu, Wah Nam Hsu