Patents by Inventor Wei-Chieh Chou
Wei-Chieh Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960899Abstract: An information handling system includes multiple dual in-line memory modules (DIMMs) and a basic input/output system (BIOS). The DIMMs form a memory system of the information handling system. The BIOS begins a system boot of the information handling system, and performs a first memory reference code training. Based on the first memory reference code training, the BIOS discovers a bad DIMM of the DIMMs, and stores information associated with the bad DIMM. The BIOS reboots the information handling system. During the reboot, the BIOS retrieves the information associated with the bad DIMM. The BIOS disables a slot associated with the bad DIMM. In response to the slot being disabled, the BIOS performs a second memory reference code training. Based on the second memory reference code training, the BIOS downgrades the memory system to a closest possible DIMM population.Type: GrantFiled: July 21, 2022Date of Patent: April 16, 2024Assignee: Dell Products L.P.Inventors: Ching-Lung Chao, Hsin-Chieh Wang, Wei G. Liu, Yu-Hsuan Chou
-
Publication number: 20240113143Abstract: Various embodiments of the present disclosure are directed towards an imaging device including a first image sensor element and a second image sensor element respectively comprising a pixel unit disposed within a semiconductor substrate. The first image sensor element is adjacent to the second image sensor element. A first micro-lens overlies the first image sensor element and is laterally shifted from a center of the pixel unit of the first image sensor element by a first lens shift amount. A second micro-lens overlies the second image sensor element and is laterally shifted from a center of the pixel unit of the second image sensor element by a second lens shift amount different from the first lens shift amount.Type: ApplicationFiled: January 6, 2023Publication date: April 4, 2024Inventors: Cheng Yu Huang, Wen-Hau Wu, Chun-Hao Chuang, Keng-Yu Chou, Wei-Chieh Chiang, Chih-Kung Chang
-
Publication number: 20240088182Abstract: In some embodiments, an image sensor is provided. The image sensor includes a photodetector disposed in a semiconductor substrate. A wave guide filter having a substantially planar upper surface is disposed over the photodetector. The wave guide filter includes a light filter disposed in a light filter grid structure. The light filter includes a first material that is translucent and has a first refractive index. The light filter grid structure includes a second material that is translucent and has a second refractive index less than the first refractive index.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Inventors: Cheng Yu Huang, Chun-Hao Chuang, Chien-Hsien Tseng, Kazuaki Hashimoto, Keng-Yu Chou, Wei-Chieh Chiang, Wen-Chien Yu, Ting-Cheng Chang, Wen-Hau Wu, Chih-Kung Chang
-
Patent number: 11923392Abstract: The present disclosure relates to an integrated chip. The integrated chip includes an image sensing element disposed within a substrate. A gate structure is disposed along a front-side of the substrate. A back-side of the substrate includes one or more first angled surfaces defining a central diffuser disposed over the image sensing element. The back-side of the substrate further includes second angled surfaces defining a plurality of peripheral diffusers laterally surrounding the central diffuser. The plurality of peripheral diffusers are a smaller size than the central diffuser.Type: GrantFiled: January 4, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Keng-Yu Chou, Chun-Hao Chuang, Jen-Cheng Liu, Kazuaki Hashimoto, Ming-En Chen, Shyh-Fann Ting, Shuang-Ji Tsai, Wei-Chieh Chiang
-
Patent number: 11923386Abstract: Various embodiments of the present disclosure are directed towards an integrated chip. The integrated chip includes a first photodetector disposed in a first pixel region of a semiconductor substrate and a second photodetector disposed in a second pixel region of the semiconductor substrate. The second photodetector is laterally separated from the first photodetector. A first diffuser is disposed along a back-side of the semiconductor substrate and over the first photodetector. A second diffuser is disposed along the back-side of the semiconductor substrate and over the second photodetector. A first midline of the first pixel region and a second midline of the second pixel region are both disposed laterally between the first diffuser and the second diffuser.Type: GrantFiled: April 24, 2023Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Keng-Yu Chou, Chun-Hao Chuang, Kazuaki Hashimoto, Wei-Chieh Chiang, Cheng Yu Huang, Wen-Hau Wu, Chih-Kung Chang
-
Patent number: 11916155Abstract: An optoelectronic package and a method for producing the optoelectronic package are provided. The optoelectronic package includes a carrier, a photonic device, a first encapsulant and a second encapsulant. The photonic device is disposed on the carrier. The first encapsulant covers the carrier and is disposed around the photonic device. The second encapsulant covers the first encapsulant and the photonic device. The first encapsulant has a topmost position and a bottommost position, and the topmost position is not higher than a surface of the photonic device.Type: GrantFiled: May 21, 2021Date of Patent: February 27, 2024Assignees: LITE-ON OPTO TECHNOLOGY (CHANGZHOU) CO., LTD., LITE-ON TECHNOLOGY CORPORATIONInventors: Chien-Hsiu Huang, Bo-Jhih Chen, Kuo-Ming Chiu, Meng-Sung Chou, Wei-Te Cheng, Kai-Chieh Liang, Yun-Ta Chen, Yu-Han Wang
-
Patent number: 9043171Abstract: A method for calculating efficiency of a power supply system includes: displaying a parameter selection interface on the display unit for selecting power supply parameters and transmission line parameters. Obtaining power supply parameters and transmission line parameters selected by the user via the parameter selection interface when determining the user has finished the selection. Determining a efficiency of a selected power supply of the power supply parameters according to the relationship table, and calculating a sum efficiency according to the obtained power supply parameters and the transmission line parameters and the efficiency of the selected power supply. And calculating a total efficiency of the power supply system according to each sum efficiency when determining that all of the power supplies of the power supply system have been selected.Type: GrantFiled: August 28, 2012Date of Patent: May 26, 2015Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Tsung-Sheng Huang, Chun-Jen Chen, Duen-Yi Ho, Wei-Chieh Chou
-
Publication number: 20140337704Abstract: A system and a method for converting between data formats converts air flow data from a thermal simulation tool into a format readable by a DC power analyzing tool. Air flow data associated with the locations of certain points on a printed circuit board are taken and an EXCEL document including Main, Data, and Final worksheets is created. The data to be converted is obtained, and the data imported into the Data worksheet. Parameters in the Main worksheet to set an analysis area of the printed circuit board are set, and air flow data associated with the analysis areas from the Data worksheet are obtained and divided into groups, according to the parameters set in the Main worksheet. An equivalence value for each group of data is calculated and the equivalence values are saved in the Final worksheet for reading by the DC power analyzing tool.Type: ApplicationFiled: May 9, 2014Publication date: November 13, 2014Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: SHAO-YOU TANG, PO-CHUAN HSIEH, WEI-CHIEH CHOU
-
Publication number: 20140303920Abstract: A system and a method for ESD testing are contained in an ESD testing system which is running on an electronic device. A storage unit of the electronic device pre-stores a layout file which includes a layout pattern having electrical traces, an ESD entry point, and mounted positions of multiple electronic elements. The ESD testing method obtains the layout file from the storage unit; displays the layout pattern on a display unit of the electronic device, simulates ESD in the ESD entry point of the displayed layout pattern, tests electrical characteristics of the electrical traces between the ESD entry point and the mounted positions of multiple electronic elements to determine whether the electrical characteristics of the electrical traces pass or fail the ESD test, and marks the electrical traces which fail the ESD test on the displayed layout pattern.Type: ApplicationFiled: March 31, 2014Publication date: October 9, 2014Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: WEI-CHIEH CHOU, YING-TSO LAI, EN-SHUO CHANG, CHUN-JEN CHEN
-
Patent number: 8581563Abstract: A power supply device includes a power supply unit and a feedback control unit. The power supply unit is configured for generating an electric potential to be provided to a load. The feedback control unit detects the electric potential and adjusts relevant parameters of the electrical potential to achieve predetermined values. The feedback control unit includes a first feedback circuit and a second feedback circuit electrically connected in series.Type: GrantFiled: December 30, 2011Date of Patent: November 12, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Wei-Chieh Chou, Duen-Yi Ho, Chun-Jen Chen, Tsung-Sheng Huang
-
Publication number: 20130284508Abstract: A printed circuit board (PCB) includes a power layer and a signal layer. A signal line is arranged on the signal layer. A power via extends through the power layer and the signal layer, and is electrically connected to the power layer and the signal layer. A number of through holes is defined in the PCB, through the power layer and the signal layer, and arranged between the signal line and the power via. The through holes are insulated from the power via. The inside wall of the power via is made of conductive material.Type: ApplicationFiled: August 1, 2012Publication date: October 31, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: WEI-CHIEH CHOU, CHUN-JEN CHEN, DUEN-YI HO, TSUNG-SHENG HUANG, PO-CHUAN HSIEH, CHUN-NENG LIAO
-
Publication number: 20130204558Abstract: A method for calculating efficiency of a power supply system includes: displaying a parameter selection interface on the display unit for selecting power supply parameters and transmission line parameters. Obtaining power supply parameters and transmission line parameters selected by the user via the parameter selection interface when determining the user has finished the selection. Determining a efficiency of a selected power supply of the power supply parameters according to the relationship table, and calculating a sum efficiency according to the obtained power supply parameters and the transmission line parameters and the efficiency of the selected power supply. And calculating a total efficiency of the power supply system according to each sum efficiency when determining that all of the power supplies of the power supply system have been selected.Type: ApplicationFiled: August 28, 2012Publication date: August 8, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: TSUNG-SHENG HUANG, CHUN-JEN CHEN, DUEN-YI HO, WEI-CHIEH CHOU
-
Patent number: 8464201Abstract: An electronic device reads a layout file of a printed circuit board (PCB) to be manufactured from a storage device, obtains length information and section area information of copper cladding distributed on power source areas and ground trace areas in each of one or more layers of the PCB to be manufactured by analyzing the layout file, and calculates power loss in each of the one or more layers according to the length information, the section area information, a resistance value of the copper cladding, and preset parameters of a power supply module and an integrated circuit (IC) load to be located on the PCB. In response to a determination that the power loss in the layer exceeds a preset range, the electronic device indicates the locations of the power source areas and the ground trace areas of a layer in the PCB layout file which need to be redesigned.Type: GrantFiled: April 7, 2012Date of Patent: June 11, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Tsung-Sheng Huang, Chun-Jen Chen, Duen-Yi Ho, Wei-Chieh Chou, Shin-Ting Yen
-
Patent number: 8451615Abstract: A printed circuit board includes a top layer and a bottom layer. A power supply and an electronic component are located on the top layer. The power supply is connected to the top layer and the bottom layer through a first via. A number of second vias extends through the top layer and the bottom layer, and is electrically connected to the top layer and the bottom layer. A right-angled triangular void area without vias defined therein is formed on the printed circuit board, between the second vias and the electronic component. The second vias are arranged on a hypotenuse of the void area.Type: GrantFiled: April 15, 2011Date of Patent: May 28, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Tsung-Sheng Huang, Chun-Jen Chen, Duen-Yi Ho, Wei-Chieh Chou
-
Patent number: 8436681Abstract: A voltage regulating circuit includes a pulse width modulation controller, a current sense circuit, a voltage feedback circuit, and a gain-and-bias circuit. The current sense circuit includes an inductor and a capacitor. The voltage feedback circuit includes first and second resistors. The gain-and-bias circuit includes an operational amplifier. A first terminal of the capacitor is connected to an inverting input terminal of the operational amplifier through a third resistor. A second terminal of the capacitor is connected to a non-inverting input terminal of the operational amplifier through a fourth resistor. The inverting input terminal of the amplifier is connected to an output terminal of the operational amplifier through a fifth resistor. The non-inverting input terminal of the operational amplifier is grounded through a sixth resistor. The output terminal of the operational amplifier is connected to the node between the first and second resistors through a seventh resistor.Type: GrantFiled: January 18, 2011Date of Patent: May 7, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Duen-Yi Ho, Chun-Jen Chen, Wei-Chieh Chou, Tsung-Sheng Huang
-
Publication number: 20130070410Abstract: A computer system includes a motherboard with first and second storage device interfaces and first to third memory slots, and first to third serial advanced technology attachment dual-in-line memory modules (SATA DIMMs). First and second extending boards are extended from two opposite ends of each SATA DIMM, arranged with first and second edge connectors, respectively. The first edge connector of the first SATA DIMM is connected to the first storage device interface. The second edge connector of the first SATA DIMM is connected to the first edge connector of the second SATA DIMM. The second edge connector of the second SATA DIMM is connected to the first edge connector of the third SATA DIMM. The second edge connector of the third SATA DIMM is connected to the second storage device interface.Type: ApplicationFiled: October 12, 2011Publication date: March 21, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: YUNG-CHIEH CHEN, SHOU-KUO HSU, CHIH-CHUNG SHIH, HSIEN-CHUAN LIANG, WEI-CHIEH CHOU, CHUN-HSIEN TSAI
-
Patent number: 8383955Abstract: A printed circuit board (PCB) includes first to fourth layers. A power supply is arranged on the first layer. An electronic component is arranged on the fourth layer. A first via and a second via extend through the PCB and are electrically connected to the electronic component. The PCB further includes third to seventh vias. A length of a transmission path of the current flows from the power supply to electronic component through the third via and the seventh via is almost the same as a length of a transmission path of the current flows from the power supply to the electronic component through the fourth to sixth vias.Type: GrantFiled: April 29, 2011Date of Patent: February 26, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Tsung-Sheng Huang, Chun-Jen Chen, Duen-Yi Ho, Wei-Chieh Chou
-
Publication number: 20130007690Abstract: An electronic device reads a layout file of a printed circuit board (PCB) to be manufactured from a storage device, obtains length information and section area information of copper cladding distributed on power source areas and ground trace areas in each of one or more layers of the PCB to be manufactured by analyzing the layout file, and calculates power loss in each of the one or more layers according to the length information, the section area information, a resistance value of the copper cladding, and preset parameters of a power supply module and an integrated circuit (IC) load to be located on the PCB. In response to a determination that the power loss in the layer exceeds a preset range, the electronic device indicates the locations of the power source areas and the ground trace areas of a layer in the PCB layout file which need to be redesigned.Type: ApplicationFiled: April 7, 2012Publication date: January 3, 2013Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: TSUNG-SHENG HUANG, CHUN-JEN CHEN, DUEN-YI HO, WEI-CHIEH CHOU, SHIN-TING YEN
-
Publication number: 20120314391Abstract: A circuit board includes a base board defining a number of via holes, a power supply connection unit, a load connection unit, and at least one capacitor connection unit(s). Each of the at least one capacitor connection unit(s) includes two capacitor connectors, and one of the two capacitor connectors is positioned nearer to the power supply connection unit and farther away from the load connection unit than the other. The via holes are divided into at least one group(s) corresponding to each of the capacitor connection unit(s), and all of the via holes in each of the group(s) are equidistantly positioned along a semicircle arc surrounding the capacitor connector of the capacitor connection unit corresponding to the group that is positioned nearer to the power supply connection unit.Type: ApplicationFiled: July 15, 2011Publication date: December 13, 2012Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: TSUNG-SHENG HUANG, CHUN-JEN CHEN, DUEN-YI HO, WEI-CHIEH CHOU
-
Publication number: 20120292090Abstract: A printed circuit board (PCB) comprising a first circuit area, a second circuit area, a plurality of connecting elements, and a plurality of connecting terminals placed on the first circuit area, wherein the first circuit area are electrically connected to the second circuit area through the plurality of connecting elements, the plurality of connecting elements are arranged in sequence to extend toward the plurality of connecting terminals, to form shortest current paths from the second circuit area via corresponding one of the connecting elements to the connecting terminals, respectively, and each shortest current path between the corresponding one of the connecting elements and the corresponding one of the connecting terminals is uncoated with conductive material.Type: ApplicationFiled: June 22, 2011Publication date: November 22, 2012Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: TSUNG-SHENG HUANG, CHUN-JEN CHEN, DUEN-YI HO, WEI-CHIEH CHOU