Patents by Inventor Wei-Hao Chiu
Wei-Hao Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160048145Abstract: A voltage generating circuit comprising: an output current generating circuit, generating an output current, such that an output voltage is generated at an output terminal, according to an output voltage control signal; a comparing device, comprising a first input terminal receiving a reference voltage, a second input terminal receiving a feedback voltage related with the output voltage, and an output terminal outputting the output voltage control signal according to the reference voltage and the feedback voltage; an adjustable voltage dropping circuit, comprising a first terminal coupled to the second input terminal, and a second terminal coupled to the output terminal; and a current source, for generating a predetermined current to the first terminal of the adjustable voltage dropping circuit, thereby the feedback voltage is generated at the first terminal of the adjustable voltage dropping circuit. The predetermined current flows through the adjustable voltage dropping circuit to the output terminal.Type: ApplicationFiled: August 13, 2014Publication date: February 18, 2016Inventors: Wei-Hao Chiu, Kun-Yin Wang, Ang-Sheng Lin
-
Publication number: 20150346755Abstract: A switching current source circuit is provided. A current source drains a bias current from a power supply via a first mirror transistor. A second mirror transistor has a source coupled to the power supply, a gate coupled to the gate of the first mirror transistor, and a drain for providing an output current. A switch is coupled between the gates of the first and second mirror transistors, and has a control terminal for receiving a control signal. A first capacitor is coupled between the gate of the second mirror transistor and the voltage generating unit. A second capacitor is coupled between the gate of the second mirror transistor and a ground. The voltage generating unit selectively provides a first voltage or a second voltage different from the first voltage to the first capacitor according to the control signal.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: MediaTek Inc.Inventors: Liang-Ting KUO, Wei-Hao CHIU
-
Publication number: 20150333623Abstract: A charge pump at least includes a current source, a first switch, a second switch, a level-shift circuit, and a capacitor. The first switch is coupled between the current source and an internal node. The capacitor is coupled between the internal node and the level-shift circuit. The second switch is coupled between the internal node and an output node. The first switch performs a closing-and-opening operation and the level-shift circuit performs a level-shift operation while the second switch is kept open and the internal node is isolated from the output node. The operating range of the charge pump is effectively widened by using the proposed design.Type: ApplicationFiled: May 15, 2014Publication date: November 19, 2015Applicant: MediaTek Inc.Inventors: Wei-Hao CHIU, Ang-Sheng LIN
-
Patent number: 8890736Abstract: A signal mixing circuit which mixes input signal(s) and oscillation signal(s) by mixer block(s) to provide a mixed signal. Each mixer block includes a summing node and a circuit unit; the summing node is arranged to provide a sum signal by summing an input signal and an oscillation signal, and the circuit unit is arranged to alternate between a first state and a second state in response to alternating of the oscillation signal; wherein the circuit unit is arranged to provide driving contribution to the mixed signal in response to the sum signal during the first state, and to stop providing driving contribution during the second state. An associated converter, e.g., a digital-to-analog converter, is also disclosed.Type: GrantFiled: March 14, 2013Date of Patent: November 18, 2014Assignee: MEDIATEK Inc.Inventors: Wei-Hao Chiu, Ang-Sheng Lin
-
Patent number: 8847662Abstract: A mixer for providing a mixed signal by mixing an input signal and an oscillation signal, comprising a follower and a switch. The follower is arranged to conduct a driving contribution from a bias terminal to an output terminal following a signal at an input terminal, wherein the input terminal and the bias terminal are respectively coupled to the input signal and the oscillation signal, and the output terminal is arranged to output the mixed signal. The switch is arranged to selectively conduct the output terminal to a reference level in response to alternating of the oscillation signal. An associated signal circuit is also disclosed.Type: GrantFiled: March 14, 2013Date of Patent: September 30, 2014Assignee: Mediatek Inc.Inventors: Wei-Hao Chiu, Ang-Sheng Lin
-
Patent number: 8831549Abstract: A receiver circuit, e.g., a low-IF receiver, including two mixing paths. The two mixing paths scale an input signal respectively by two mixing gains and shift phase of the input signal respectively by two mixing phase offsets to provide two mixed signals. The two mixing gains and the two mixing phase offsets are arranged to produce an amplitude adjustment between amplitudes of the two mixed signals and a phase difference of 90 degrees plus a phase adjustment between phases of the two mixed signals. With the amplitude adjustment and/or the phase adjustment properly tuned to nonzero value(s) in association with band-pass response of the receiver circuit, image rejection can be achieved and optimized. Associated method is also disclosed.Type: GrantFiled: March 12, 2013Date of Patent: September 9, 2014Assignee: Mediatek Inc.Inventors: Ang-Sheng Lin, Wei-Hao Chiu
-
Patent number: 8824615Abstract: A frequency tracking circuit is disclosed. The frequency tracking circuit includes an edge selector, a phase-frequency processor and a digital controlled oscillator. The edge selector receives a data signal and feedback clock signal and sequentially outputs a data edge signal and a feedback-clock-edge signal. The phase-frequency processor receives the data edge signal and the feedback-clock-edge signal and outputs a frequency adjusting digital signal after executing differential operation according to a first phase difference and a second phase difference. The digital controlled oscillator receives the frequency adjusting digital signal so as to adjust frequency of the feedback clock signal. The phase-frequency processor outputs a frequency tracking signal to the edge selector, wherein the edge selector utilizes the frequency tracking signal for acquiring the data edge signal and utilizes the data edge signal for acquiring the feedback-clock-edge signal.Type: GrantFiled: March 14, 2013Date of Patent: September 2, 2014Assignee: National Taiwan UniversityInventors: Tsung-Hsien Lin, Cheng-En Liu, Chen-Chien Lin, Wei-Hao Chiu, Sung-Lin Tsai
-
Publication number: 20140152356Abstract: A frequency tracking circuit is disclosed. The frequency tracking circuit includes an edge selector, a phase-frequency processor and a digital controlled oscillator. The edge selector receives a data signal and feedback clock signal and sequentially outputs a data edge signal and a feedback-clock-edge signal. The phase-frequency processor receives the data edge signal and the feedback-clock-edge signal and outputs a frequency adjusting digital signal after executing differential operation according to a first phase difference and a second phase difference. The digital controlled oscillator receives the frequency adjusting digital signal so as to adjust frequency of the feedback clock signal. The phase-frequency processor outputs a frequency tracking signal to the edge selector, wherein the edge selector utilizes the frequency tracking signal for acquiring the data edge signal and utilizes the data edge signal for acquiring the feedback-clock-edge signal.Type: ApplicationFiled: March 14, 2013Publication date: June 5, 2014Applicant: NATIONAL TAIWAN UNIVERSITYInventors: TSUNG-HSIEN LIN, CHENG-EN LIU, CHEN-CHIEN LIN, WEI-HAO CHIU, SUNG-LIN TSAI
-
Publication number: 20140080437Abstract: A receiver circuit, e.g., a low-IF receiver, including two mixing paths. The two mixing paths scale an input signal respectively by two mixing gains and shift phase of the input signal respectively by two mixing phase offsets to provide two mixed signals. The two mixing gains and the two mixing phase offsets are arranged to produce an amplitude adjustment between amplitudes of the two mixed signals and a phase difference of 90 degrees plus a phase adjustment between phases of the two mixed signals. With the amplitude adjustment and/or the phase adjustment properly tuned to nonzero value(s) in association with band-pass response of the receiver circuit, image rejection can be achieved and optimized. Associated method is also disclosed.Type: ApplicationFiled: March 12, 2013Publication date: March 20, 2014Applicant: MEDIATEK INC.Inventors: Ang-Sheng Lin, Wei-Hao Chiu
-
Publication number: 20140070866Abstract: A mixer for providing a mixed signal by mixing an input signal and an oscillation signal, comprising a follower and a switch. The follower is arranged to conduct a driving contribution from a bias terminal to an output terminal following a signal at an input terminal, wherein the input terminal and the bias terminal are respectively coupled to the input signal and the oscillation signal, and the output terminal is arranged to output the mixed signal. The switch is arranged to selectively conduct the output terminal to a reference level in response to alternating of the oscillation signal. An associated signal circuit is also disclosed.Type: ApplicationFiled: March 14, 2013Publication date: March 13, 2014Applicant: MEDIATEK Inc.Inventors: Wei-Hao Chiu, Ang-Sheng Lin
-
Publication number: 20140070973Abstract: A signal mixing circuit which mixes input signal(s) and oscillation signal(s) by mixer block(s) to provide a mixed signal. Each mixer block includes a summing node and a circuit unit; the summing node is arranged to provide a sum signal by summing an input signal and an oscillation signal, and the circuit unit is arranged to alternate between a first state and a second state in response to alternating of the oscillation signal; wherein the circuit unit is arranged to provide driving contribution to the mixed signal in response to the sum signal during the first state, and to stop providing driving contribution during the second state. An associated converter, e.g., a digital-to-analog converter, is also disclosed.Type: ApplicationFiled: March 14, 2013Publication date: March 13, 2014Applicant: MEDIATEK Inc.Inventors: Wei-Hao Chiu, Ang-Sheng Lin
-
Patent number: 8470150Abstract: Methods for fabricating electrode structures on a substrate are presented. The fabrication method includes providing a substrate with a patterned metal layer thereon, defining an electrode area. A passivation glue is formed on the patterned metal layer. An electrode layer is formed in the electrode area. A filling process is performed to deposit nano metal oxides on the electrode layer to extensively fill the entire electrode area.Type: GrantFiled: April 12, 2011Date of Patent: June 25, 2013Assignee: Industrial Technology Research InstituteInventors: Kun-Mu Lee, Sz-Ping Fu, Wei-Hao Chiu, Chuan-Ya Hung
-
Patent number: 8437441Abstract: A phase locked loop includes a voltage controlled oscillator operable to generate an output signal corresponding to a reference signal in response to a control voltage signal outputted by a filter in response to a current signal, and a variable frequency divider operable to perform frequency division on the output signal using a variable divisor so as to generate a divided feedback signal. A charge pump outputs the current signal in response to a phase detecting output from a phase/frequency detector indicating phases of the divided feedback signal and the reference signal. A phase error comparator outputs, in accordance with the phase detecting output, a digital output indicating whether the divided feedback signal lags or leads the reference signal and further indicating a phase difference between the divided feedback signal and the reference signal.Type: GrantFiled: July 20, 2009Date of Patent: May 7, 2013Assignee: National Taiwan UniversityInventors: Tsung-Hsien Lin, Wei-Hao Chiu, Yu-Hsiang Huang
-
Publication number: 20120055796Abstract: Methods for fabricating electrode structures on a substrate are presented. The fabrication method includes providing a substrate with a patterned metal layer thereon, defining an electrode area. A passivation glue is formed on the patterned metal layer. An electrode layer is formed in the electrode area. A filling process is performed to deposit nano metal oxides on the electrode layer to extensively fill the entire electrode area.Type: ApplicationFiled: April 12, 2011Publication date: March 8, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Kun-Mu Lee, Sz-Ping Fu, Wei-Hao Chiu, Chuan-Ya Hung
-
Patent number: 7916064Abstract: A voltage-to-digital converting device includes a first voltage-to-time converter outputting a first delay clock having a first time delay relative to a reference clock in response to an input voltage, and a second voltage-to-time converter outputting a second delay clock having a second time delay relative to the reference clock in response to a feedback voltage. The first and second time delays correspond respectively to the input and feedback voltages. A time-to-digital converting circuit receives the first and second delay clocks from the first and second voltage-to-time converters, compares phases of the first and second delay clocks, generates the feedback voltage based on result of phase comparison made thereby, and outputs a digital signal upon detecting that the phases of the first and second delay clocks are in-phase.Type: GrantFiled: May 21, 2009Date of Patent: March 29, 2011Assignee: National Taiwan UniversityInventors: Tsung-Hsien Lin, Chung-Hsing Yang, Wei-Hao Chiu
-
Publication number: 20100182186Abstract: A voltage-to-digital converting device includes a first voltage-to-time converter outputting a first delay clock having a first time delay relative to a reference clock in response to an input voltage, and a second voltage-to-time converter outputting a second delay clock having a second time delay relative to the reference clock in response to a feedback voltage. The first and second time delays correspond respectively to the input and feedback voltages. A time-to-digital converting circuit receives the first and second delay clocks from the first and second voltage-to-time converters, compares phases of the first and second delay clocks, generates the feedback voltage based on result of phase comparison made thereby, and outputs a digital signal upon detecting that the phases of the first and second delay clocks are in-phase.Type: ApplicationFiled: May 21, 2009Publication date: July 22, 2010Inventors: Tsung-Hsien Lin, Chung-Hsing Yang, Wei-Hao Chiu
-
Publication number: 20100183109Abstract: A phase locked loop includes a voltage controlled oscillator operable to generate an output signal corresponding to a reference signal in response to a control voltage signal outputted by a filter in response to a current signal, and a variable frequency divider operable to perform frequency division on the output signal using a variable divisor so as to generate a divided feedback signal. A charge pump outputs the current signal in response to a phase detecting output from a phase/frequency detector indicating phases of the divided feedback signal and the reference signal. A phase error comparator outputs, in accordance with the phase detecting output, a digital output indicating whether the divided feedback signal lags or leads the reference signal and further indicating a phase difference between the divided feedback signal and the reference signal.Type: ApplicationFiled: July 20, 2009Publication date: July 22, 2010Applicant: National Taiwan UniversityInventors: Tsung-Hsien Lin, Wei-Hao Chiu, Yu-Hsiang Huang