Patents by Inventor Wei-Su Chen
Wei-Su Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11929260Abstract: Embodiments of methods and apparatus for reducing warpage of a substrate are provided herein. In some embodiments, a method for reducing warpage of a substrate includes: applying an epoxy mold over a plurality of dies on the substrate in a dispenser tool; placing the substrate on a pedestal in a curing chamber, wherein the substrate has an expected post-cure deflection in a first direction; inducing a curvature on the substrate in a direction opposite the first direction; and curing the substrate by heating the substrate in the curing chamber.Type: GrantFiled: August 24, 2021Date of Patent: March 12, 2024Assignee: APPLIED MATERIALS, INC.Inventors: Fang Jie Lim, Chin Wei Tan, Jun-Liang Su, Felix Deng, Sai Kumar Kodumuri, Ananthkrishna Jupudi, Nuno Yen-Chu Chen
-
Publication number: 20240072021Abstract: A package structure and the manufacturing method thereof are provided. The package structure includes a first package including at least one first semiconductor die encapsulated in an insulating encapsulation and through insulator vias electrically connected to the at least one first semiconductor die, a second package including at least one second semiconductor die and conductive pads electrically connected to the at least one second semiconductor die, and solder joints located between the first package and the second package. The through insulator vias are encapsulated in the insulating encapsulation. The first package and the second package are electrically connected through the solder joints. A maximum size of the solder joints is greater than a maximum size of the through insulator vias measuring along a horizontal direction, and is greater than or substantially equal to a maximum size of the conductive pads measuring along the horizontal direction.Type: ApplicationFiled: October 26, 2023Publication date: February 29, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Yu Chen, An-Jhih Su, Chi-Hsi Wu, Der-Chyang Yeh, Li-Hsien Huang, Po-Hao Tsai, Ming-Shih Yeh, Ta-Wei Liu
-
Patent number: 9257641Abstract: Provided is a three-dimensional resistance memory including a stack of layers. The stack of layers is encapsulated in a dielectric layer and is adjacent to at least one opening in the encapsulating dielectric layer. At least one L-shaped variable resistance spacer is disposed on at least a portion of the sidewall of the opening adjacent to the stack of layers. An electrode layer fills the remaining portion of the opening.Type: GrantFiled: September 17, 2014Date of Patent: February 9, 2016Assignee: Industrial Technology Research InstituteInventors: Frederick T. Chen, Tai-Yuan Wu, Yu-Sheng Chen, Wei-Su Chen, Pei-Yi Gu, Yu-De Lin
-
Publication number: 20150129827Abstract: Provided is a three-dimensional resistance memory including a stack of layers. The stack of layers is encapsulated in a dielectric layer and is adjacent to at least one opening in the encapsulating dielectric layer. At least one L-shaped variable resistance spacer is disposed on at least a portion of the sidewall of the opening adjacent to the stack of layers. An electrode layer fills the remaining portion of the opening.Type: ApplicationFiled: September 17, 2014Publication date: May 14, 2015Inventors: Frederick T. Chen, Tai-Yuan Wu, Yu-Sheng Chen, Wei-Su Chen, Pei-Yi Gu, Yu-De Lin
-
Publication number: 20140077149Abstract: A resistance memory cell including a variable resistance layer is provided. The variable resistance layer includes at least one dominant resistance layer and at least one auxiliary resistance layer. The dominant resistance layer(s) and the auxiliary resistance layer(s) in totality form a closed ion exchange system, the exchanged ions are comparably mobile in each of the dominant resistance layer(s) and the auxiliary resistance layer(s), and the maximum resistance of the at least one dominant resistance layer is higher than that of the at least one auxiliary resistance layer.Type: ApplicationFiled: September 14, 2012Publication date: March 20, 2014Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Frederick T. Chen, Heng-Yuan Lee, Yu-Sheng Chen, Wei-Su Chen, Tai-Yuan Wu, Pang-Hsu Chen
-
Publication number: 20130320289Abstract: A resistance random access memory including a first electrode layer, a second electrode layer, and a stacked structure is provided. The stacked structure includes a HfZrON layer and a ZrON layer and is located between the first electrode layer and the second electrode layer. In addition, the disclosure further provides a method of fabricating a resistance random access memory.Type: ApplicationFiled: September 13, 2012Publication date: December 5, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Wei-Su Chen, Tai-Yuan Wu, Frederick T. Chen, Pang-Hsu Chen
-
Publication number: 20130087757Abstract: A method of manufacturing a resistive memory device is provided. A bottom electrode and a cup-shaped electrode connected to the bottom electrode are formed in an insulating layer. A cover layer extends along a first direction is formed and covers a first area surrounded by the cup-shaped electrode and exposes a second area and a third area surrounded by the cup-shaped electrode. A sacrificial layer is formed above the insulating layer. A stacked layer extends along a second direction and covers the second area surrounded by the cup-shaped electrode and a portion of the corresponding cover layer is formed. A conductive spacer material layer is formed on the stacked layer and the sacrificial layer. By using the sacrificial layer as an etch stop layer, the conductive spacer material layer is etched to form a conductive spacer at the sidewall of the stacked layer.Type: ApplicationFiled: December 28, 2011Publication date: April 11, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Wei-Su Chen, Frederick T. Chen, Shan-Yi Yang, Peng-Sheng Chen
-
Patent number: 8241990Abstract: An air gap fabricating method is provided. A patterned sacrificial layer is formed over a substrate, and the material of the patterned sacrificial layer includes a germanium-antimony-tellurium alloy. A dielectric layer is formed on the patterned sacrificial layer. A reactant is provided to react with the patterned sacrificial layer and the patterned sacrificial layer is removed to form a structure with an air gap disposed at the original position of the patterned sacrificial layer.Type: GrantFiled: December 30, 2009Date of Patent: August 14, 2012Assignee: Industrial Technology Research InstituteInventor: Wei-Su Chen
-
Patent number: 8212231Abstract: A resistive memory device and a fabricating method thereof are introduced herein. In resistive memory device, a plurality of bottom electrodes is disposed in active region of a substrate. Each of the bottom electrodes is disposed to correspond to each of the conductive channels; a patterned resistance switching material layer and the patterned top electrode layer are sequentially stacked on the bottom electrodes. An air dielectric layer exists between the patterned resistance switching material layer and the bottom electrodes. A plurality of patterned interconnections is disposed on the patterned top electrode.Type: GrantFiled: December 30, 2009Date of Patent: July 3, 2012Assignee: Industrial Technology Research InstituteInventor: Wei-Su Chen
-
Patent number: 8198620Abstract: A resistance switching memory is introduced herein. The resistance switching memory includes a highly-insulating or resistance-switching material formed to cover the sidewall of a patterned metal line, and extended alongside a dielectric layer sidewall to further contact a portion of the top surface of the lower electrode. The other part of the top surface of the lower electrode is covered by an insulating layer between the top electrode and the lower electrode. An oxygen gettering metal layer in the lower electrode occupies a substantial central part of the top surface of the lower electrode and is partially covered by the highly-insulating or resistance-switching material. A switching area is naturally very well confined to the substantial central part of the oxygen gettering metal layer of the lower electrode.Type: GrantFiled: December 14, 2009Date of Patent: June 12, 2012Assignee: Industrial Technology Research InstituteInventors: Frederick T. Chen, Ming-Jinn Tsai, Wei-Su Chen, Heng-Yuan Lee
-
Patent number: 8072018Abstract: A semiconductor device is provided. The semiconductor device comprises a substrate. A lamination structure is on the substrate along a first direction. The lamination structure comprises a plurality of conductive layers arranged from bottom to top and separated from each other, and each of the conductive layers has a channel region and an adjacent source/drain doped region along the first direction. A first gate structure is on a sidewall of the channel region of each conductive layer. The first gate structure comprises an inner first gate insulating layer and an outer first gate conductive layer.Type: GrantFiled: December 28, 2007Date of Patent: December 6, 2011Assignee: Industrial Technology Research InstituteInventors: Wei-Su Chen, Ming-Jinn Tsai
-
Patent number: 8063393Abstract: An exemplary hollow stylus-shaped structure is disclosed, including a hollow column spacer formed over a base layer and a hollow cone spacer stacked over the hollow column spacer, wherein the hollow cone spacer, the hollow column spacer, and the base layer form a space, and sidewalls of the hollow cone spacer and the hollow column spacer are made of silicon-containing organic or inorganic materials.Type: GrantFiled: September 5, 2008Date of Patent: November 22, 2011Assignee: Industrial Technology Research InstituteInventor: Wei-Su Chen
-
Patent number: 7989795Abstract: A phase change memory device is provided. The phase change memory device comprises a substrate. An electrode layer is on the substrate. A phase change memory structure is on the electrode layer and electrically connected to the electrode layer, wherein the phase change memory structure comprises a cup-shaped heating electrode on the electrode layer. An insulating layer is on the cup-shaped heating electrode along a first direction covering a portion of the cup-shaped heating electrode. An electrode structure is on the cup-shaped heating electrode along a second direction covering a portion of the insulating layer and the cup-shaped heating electrode. A pair of double spacers is on a pair of sidewalls of the electrode structure covering a portion of the cup-shaped heating electrode, wherein the double spacer comprises a phase change material spacer and an insulating material spacer on a sidewall of the phase change material spacer.Type: GrantFiled: September 18, 2007Date of Patent: August 2, 2011Assignees: ProMOS Technologies Inc., Nanya Technology Corporation, Winbond Electronics Corp.Inventors: Wei-Su Chen, Yi-Chan Chen, Hong-Hui Hsu, Chien-Min Lee, Der-Sheng Chao, Chih Wei Chen, Ming-Jinn Tsai
-
Publication number: 20110155991Abstract: A resistive memory device and a fabricating method thereof are introduced herein. In resistive memory device, a plurality of bottom electrodes is disposed in active region of a substrate. Each of the bottom electrodes is disposed to correspond to each of the conductive channels; a patterned resistance switching material layer and the patterned top electrode layer are sequentially stacked on the bottom electrodes. An air dielectric layer exists between the patterned resistance switching material layer and the bottom electrodes. A plurality of patterned interconnections is disposed on the patterned top electrode.Type: ApplicationFiled: December 30, 2009Publication date: June 30, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventor: Wei-Su Chen
-
Publication number: 20110155993Abstract: Phase change memory devices and fabrication methods thereof are presented. A phase change memory device includes a substrate structure. A first electrode is disposed on the substrate structure. A hollowed-cone hydrogen silsesquioxane (HSQ) structure is formed on the first electrode. A multi-level cell phase change memory structure is disposed on the hollowed-cone HSQ structure. A second electrode is disposed on the multi-level cell phase change memory structure.Type: ApplicationFiled: June 8, 2010Publication date: June 30, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventor: Wei-Su Chen
-
Publication number: 20110156201Abstract: An air gap fabricating method is provided. A patterned sacrificial layer is formed over a substrate, and the material of the patterned sacrificial layer includes a germanium-antimony-tellurium alloy. A dielectric layer is formed on the patterned sacrificial layer. A reactant is provided to react with the patterned sacrificial layer and the patterned sacrificial layer is removed to form a structure with an air gap disposed at the original position of the patterned sacrificial layer.Type: ApplicationFiled: December 30, 2009Publication date: June 30, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventor: Wei-Su Chen
-
Publication number: 20110140067Abstract: A resistance switching memory is introduced herein. The resistance switching memory includes a highly-insulating or resistance-switching material formed to cover the sidewall of a patterned metal line, and extended alongside a dielectric layer sidewall to further contact a portion of the top surface of the lower electrode. The other part of the top surface of the lower electrode is covered by an insulating layer between the top electrode and the lower electrode. An oxygen gettering metal layer in the lower electrode occupies a substantial central part of the top surface of the lower electrode and is partially covered by the highly-insulating or resistance-switching material. A switching area is naturally very well confined to the substantial central part of the oxygen gettering metal layer of the lower electrode.Type: ApplicationFiled: December 14, 2009Publication date: June 16, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Frederick T. Chen, Ming-Jinn Tsai, Wei-Su Chen, Heng-Yuan Lee
-
Patent number: 7932509Abstract: A phase change memory device is disclosed, including a substrate. The phase change memory also includes a bottom electrode. A conductive structure with a cavity is provided to electrically contact the bottom electrode, wherein the conductive structure includes sidewalls with different thicknesses. A phase change spacer is formed to cross the sidewalls with different thicknesses. A top electrode is electrically contacted to the phase change spacer.Type: GrantFiled: September 5, 2008Date of Patent: April 26, 2011Assignee: Industrial Technology Research InstituteInventors: Wei-Su Chen, Chih-Wei Chen, Frederick T Chen
-
Patent number: 7868314Abstract: A phase change memory device and fabricating method are provided. A disk-shaped phase change layer is buried within the insulating material. A center via and ring via are formed by a lithography. The center via is located in the center of the phase change layer and passes through the phase change layer, and the ring via takes the center via as a center. A heating electrode within the center via performs Joule heating of the phase change layer, and the contact area between the phase change layer and the heating electrode is reduced by controlling the thickness of the phase change layer. Furthermore, a second electrode within the ring via dissipates the heat transmitted to the contact interface between the phase change layers, so as to avoid transmitting the heat to the etching boundary at the periphery of the phase change layer.Type: GrantFiled: August 26, 2009Date of Patent: January 11, 2011Assignee: Industrial Technology Research InstituteInventors: Wei-Su Chen, Yi-Chan Chen, Wen-Han Wang, Hong-Hui Hsu, Chien-Min Lee, Yen Chuo, Te-Sheng Chao, Min-Hung Lee
-
Patent number: 7851253Abstract: A phase change memory device is provided. The phase change memory device includes a substrate with a first electrode layer formed thereon. A first phase change memory structure is on the first electrode layer and electrically connected to the first electrode layer. A second phase change memory structure is on the first phase change memory structure and electrically connected to the first phase change memory structure, wherein the first or second phase change memory structure includes a cup-shaped heating electrode. A first insulating layer covers a portion of the cup-shaped heating electrode along a first direction. A first electrode structure covers a portion of the first insulating layer and the cup-shaped heating electrode along a second direction. The first electrode structure includes a pair of phase change material sidewalls on a pair of sidewalls of the first electrode structure and covering a portion of the cup-shaped heating electrode.Type: GrantFiled: November 20, 2008Date of Patent: December 14, 2010Assignee: Promos Technologies Inc.Inventor: Wei-Su Chen