Patents by Inventor Weilin Wang
Weilin Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11964962Abstract: Disclosed is a pyridazinone compound represented by Formula (I), or a pharmaceutically acceptable salt, prodrug, hydrate, solvate, polymorph, stereoisomer, or isotopic variant thereof. The compound can be used for preparation of medicinal products for treatment and/or prophylaxis of a disease or condition associated with thyroid hormone abnormalities. The compound has higher selectivity to TH?, better pharmacokinetic parameters, desired stability, and higher agonistic activity toward TH?.Type: GrantFiled: December 14, 2021Date of Patent: April 23, 2024Assignee: SHANDONG FIRST MEDICAL UNIVERSITY & SHANDONG ACADEMY OF MEDICAL SCIENCESInventors: Qingqiang Yao, Weilin Xie, VĂ©ronique Plantevin Krenitsky, Bo Liu, Yan Li, Ying Zhi, Ying Li, Yanling Mu, Jingyong Sun, Haiyang Wang, Zhongyu Wu, Haijiao Chen, Tiandi Ding, Yue Wang, Haoyi Sun, Feipeng Zhang, Peng Meng, Qingxu Liu, Huajie Li, Yige Wang, Shanshan Wen
-
Patent number: 11966738Abstract: A technology for flushing a translation lookaside buffer (TLB) according to a designated key identification code (designated key ID). An instruction of an instruction set architecture is proposed to flush the TLB according to the designated key ID. A decoder transforms the instruction into at least one microinstruction. According to a flushing microinstruction included in the at least one microinstruction, a designated key ID is supplied to a control logic circuit of the TLB through a memory order buffer, so that the control logic circuit flushes matched entries in the TLB, wherein the matched entries match the designated key ID.Type: GrantFiled: October 14, 2022Date of Patent: April 23, 2024Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Yingbing Guan, Yue Qin
-
Publication number: 20240097934Abstract: The embodiments of the present invention relate to the technical field of vehicle maintenance and repair, and in particular to a vehicle bus topological graph display method and apparatus, and a device. In the method, display priorities are set for vehicle buses of various types, display weights of different display areas of a display interface are acquired, and the buses with different display priorities are displayed in different display areas, such that a user can conveniently view the buses, and the ease of use by the user is improved.Type: ApplicationFiled: December 16, 2021Publication date: March 21, 2024Applicant: Autel Intelligent Technology Corp., Ltd.Inventors: Weilin WANG, Hong LI
-
Patent number: 11914997Abstract: A method for executing new instructions is provided. The method is used in a processor and includes: receiving an instruction; when the received instruction is an unknown instruction, executing a conversion program by an operating system, wherein the conversion program executes the following steps: determining whether the received instruction is a new instruction; converting the received instruction into at least one old instruction when the received instruction is a new instruction; and executing the at least one old instruction.Type: GrantFiled: September 10, 2021Date of Patent: February 27, 2024Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Mengchen Yang, Yingbing Guan
-
Publication number: 20240054091Abstract: Embodiments of the present invention relate to the technical field of vehicle detection, and disclose an automatic construction method and apparatus for an automobile bus topology map. The method includes; acquiring automobile bus data and electronic control unit data; performing bus layout according to the automobile bus data and the electronic control unit data, and constructing an automobile bus topology map framework; and performing layout on an electronic control unit according to the automobile bus topology map framework to generate an automobile bus topology map. By means of the method, personalized bus layout can be supported, a complex bus relationship can be supported, more vehicle model coverage can be supported while the accuracy of the topology map is maintained, and the development difficulty of diagnostic tools can be reduced.Type: ApplicationFiled: December 13, 2021Publication date: February 15, 2024Applicant: Autel Intelligent Technology Corp., Ltd.Inventor: Weilin WANG
-
Publication number: 20240028491Abstract: The present invention discloses an automobile bus fault diagnosis method, apparatus and computing device, the method including: transmitting a communication instruction to an automobile; analyzing the communication fault code and a power supply state of the automobile control unit if a communication fault code fed back by an automobile control unit is received; analyzing a layout attribute of a part of the automobile control unit if an answering signal fed back by the part of the automobile control unit is received, analyzing a power supply state of the part of the automobile control unit according to the layout attribute, determining a to-be-measured bus range according to the layout attribute and the power supply state, and measuring a bus electrical characteristic within the bus range; determining the to-be-measured bus range and measuring the bus electrical characteristic within the bus range if no answering signal fed back by the automobile control unit is received.Type: ApplicationFiled: November 12, 2021Publication date: January 25, 2024Applicant: Autel Intelligent Technology Corp., Ltd.Inventor: Weilin WANG
-
Publication number: 20240020815Abstract: A brake disc wear degree measuring method comprises: obtaining a brake disc image comprising a laser pattern (110); extracting the laser pattern from the brake disc image, and generating a projection depth point cloud map according to the extracted laser pattern (120); identifying the projection depth point cloud map by means of a point cloud map identification model to obtain a matching sample, and determining a measurement feature of the matching sample as a measurement feature of the projection depth point cloud map (130); determining a position of a reference point in the projection depth point cloud map according to the measurement feature (140); determining a position of a measurement point in the projection depth point cloud map according to the measurement feature (150); and determining, according to the position of the reference point and the position of the measurement point, a difference value of the laser projection depths of the reference point and the measurement point, wherein the difference vaType: ApplicationFiled: November 25, 2021Publication date: January 18, 2024Applicant: Autel Intelligent Technology Corp., Ltd.Inventor: Weilin WANG
-
Publication number: 20240012650Abstract: A method for executing target instructions and being used in a processor includes the steps of: receiving an instruction; determining whether the received instruction is a target instruction according to an operation code of the received instruction; when the received instruction is not the target instruction, executing the received instruction in a first mode; and when the received instruction is the target instruction, simulating the execution of the target instruction according to basic decoding information of the target instruction in a second mode. The basic decoding information includes the operation code, and is stored in an internal register.Type: ApplicationFiled: September 22, 2023Publication date: January 11, 2024Inventors: Weilin WANG, Yingbing GUAN, Mengchen YANG
-
Publication number: 20240012649Abstract: An instruction conversion system including a processor is provided. The processor receives a ready-for-execution instruction from an application program. The processor decodes the ready-for-execution instruction, and determines that the ready-for-execution instruction is an extended instruction. The processor sends the information of the ready-for-execution instruction to an external conversion system. The conversion system converts the ready-for-execution instruction into a converted instruction sequence, and then sends the converted instruction sequence to the processor for executions.Type: ApplicationFiled: September 25, 2023Publication date: January 11, 2024Applicant: Shanghai Zhaoxin Semiconductor Co., Ltd.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Publication number: 20240004658Abstract: An instruction simulation device and a method thereof are provided. The instruction simulation device includes a processor. The processor includes an instruction decoder which generates format information of a ready-for-execution instruction. The processor determines whether the ready-for-execution instruction currently executed by the processor is a compatible instruction or an extended instruction based on the format information of the ready-for-execution instruction. If the ready-for-execution instruction is an extended instruction under the new instruction set or the extended instruction set, the processor converts the ready-for-execution instruction into a simulation program corresponding to the extended instruction, and simulates an execution result of the ready-for-execution instruction by executing the simulation program. The simulation program is composed of at least one compatible instructions of the processor.Type: ApplicationFiled: September 12, 2023Publication date: January 4, 2024Applicant: Shanghai Zhaoxin Semiconductor Co., Ltd.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Publication number: 20230418749Abstract: A processor and a method for designating a demotion target to demote the demotion target from an in-core cache structure to an out-of-core cache structure is shown. In response to a cache data demotion instruction supported by an instruction set architecture, a first core of a processor operates a decoder to decode the cache data demotion instruction into microinstructions. According to the microinstructions, a demotion target designation request is transferred to a last-level cache (LLC) through a memory order buffer to drive the LLC to query an out-of-core cache table. According to the demotion target's cache status in the first core obtained from the out-of-core cache table, the LLC outputs a snoop request to the first core to snoop on the demotion target and demote the demotion target from the in-core cache structure of the first core to the LLC.Type: ApplicationFiled: May 9, 2023Publication date: December 28, 2023Inventors: Weilin WANG, Yingbing GUAN, Yue QIN
-
Patent number: 11853250Abstract: An interconnect interface is applied between sockets or between dies. The interconnect interface includes a first transmitter (TX), a first receiver (RX), and an electrical physical layer (EPHY) coupled between the first TX and the first RX. The data provided by a first device is transmitted from the first TX to the EPHY and then received by the first RX to be retrieved by a second device. The first TX includes an arbiter for arbitrating between a plurality of channels of the first device to obtain data from the first device. The first TX includes a packet generator, which packs the data obtained from the first device into a packet to be transmitted through the EPHY. The first TX further includes a first buffer that backs up the data obtained from the first device for retransmission.Type: GrantFiled: October 20, 2021Date of Patent: December 26, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Fan Yang, Shuai Zhang, Chunhui Zheng, Peng Shen
-
Publication number: 20230401153Abstract: A processor and a method for designating an in-core cache of a hierarchical cache system to perform writing-back and invalidation of cached data are shown. In response to an instruction that is in the instruction set architecture and is executed to designate a designated-level cache within the current core as a target to perform writing-back and invalidation, a decoder of the current core outputs microinstructions. According to the microinstructions, a level-designation request indicating the designated-level cache within the current core is transferred to the hierarchical cache system through the memory order buffer. In response to the level-designation request, the hierarchical cache system recognizes cache lines related to the designated-level cache of the current core, writes modified cache lines (which are obtained from the recognized cache lines) back to the system memory, and then invalidates all the recognized cache lines from the hierarchical cache system.Type: ApplicationFiled: April 28, 2023Publication date: December 14, 2023Inventors: Weilin WANG, Yingbing GUAN, Yue QIN
-
Patent number: 11816487Abstract: An instruction conversion device, an instruction conversion method, an instruction conversion system, and a processor are provided. The instruction conversion device includes a monitor for determining whether a ready-for-execution instruction is an instruction that belongs to a new instruction set or an extended instruction set, wherein the new instruction set and the extended instruction set have the same type of the instruction set architecture as that of the processor. If the ready-for-execution instruction is determined as an extended instruction, this extended instruction is converted into a converted instruction sequence by means of the conversion system, this converted instruction sequence is then sent to the processor for executions, thereby extending the lifespans of the electronic devices embodied with old-version processors.Type: GrantFiled: September 10, 2021Date of Patent: November 14, 2023Assignee: Shanghai Zhaoxin Semiconductor Co., Ltd.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Patent number: 11803383Abstract: A method for executing new instructions is provided. The method is used in a processor and includes: receiving an instruction; when the received instruction is an unknown instruction, the processor executes the following steps through a conversion program: determining whether the received instruction is a new instruction; and converting the received instruction into at least one old instruction when the received instruction is a new instruction; and simulating the execution of the received instruction by executing the at least one old instruction.Type: GrantFiled: September 10, 2021Date of Patent: October 31, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Mengchen Yang, Yingbing Guan
-
Patent number: 11803381Abstract: An instruction simulation device and a method thereof are provided. The simulation device includes a monitor, which is configured to determine whether a ready-for-execution instruction is an instruction under a new/extended instruction set sharing the same instruction set architecture as that of the processor. If the ready-for-execution instruction is an extended instruction, it is converted into a simulation program which consists of a compatible instruction sequence further composed of at least one native instruction of the processor or a compatible instruction recognizable/executable by the processor. An execution result of the extended instruction is simulated by executing the simulation program, thereby extending the service life of an electronic appliance embodied with the disclosed simulation device therein.Type: GrantFiled: September 10, 2021Date of Patent: October 31, 2023Assignee: Shanghai Zhaoxin Semiconductor Co., Ltd.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Patent number: 11803387Abstract: A method for executing new instructions includes the following steps: receiving an instruction and determining whether the received instruction is a new instruction. When the received instruction is the new instruction, entering a system management mode, and simulating the execution of the received instruction by executing at least one old instruction in the system management mode.Type: GrantFiled: September 10, 2021Date of Patent: October 31, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Publication number: 20230333853Abstract: A method for executing new instructions is provided. The method is used in a processor and includes: receiving an instruction; when the received instruction is an unknown instruction, executing a conversion program by an operating system, wherein the conversion program executes the following steps: determining whether the received instruction is a new instruction; converting the received instruction into at least one old instruction when the received instruction is a new instruction; and executing the at least one old instruction.Type: ApplicationFiled: June 19, 2023Publication date: October 19, 2023Inventors: Weilin WANG, Mengchen YANG, Yingbing GUAN
-
Patent number: 11789736Abstract: A method for executing new instructions is provided. The method is used in a processor and includes: receiving an instruction; generating an unknown instruction exception when the received instruction is an unknown instruction; in response to the unknown instruction exception, executing the following steps through a conversion program: determining whether the received instruction is a new instruction; and converting the received instruction into at least one old instruction when the received instruction is a new instruction; and executing the at least one old instruction in the same execution mode as the received instruction.Type: GrantFiled: September 10, 2021Date of Patent: October 17, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Mengchen Yang, Yingbing Guan
-
Patent number: 11748102Abstract: A method for executing new instructions is provided. The method is used in a processor and includes: receiving an instruction; when the received instruction is an unknown instruction, executing a conversion program by an operating system, wherein the conversion program executes the following steps: determining whether the received instruction is a new instruction; converting the received instruction into at least one old instruction when the received instruction is a new instruction; and executing the at least one old instruction.Type: GrantFiled: September 10, 2021Date of Patent: September 5, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Mengchen Yang, Yingbing Guan