Patents by Inventor Wen-Chuan Chiang
Wen-Chuan Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7564105Abstract: The types of quasi-planar CMOS and FinFET-like transistor devices on a bulk silicon substrate are disclosed. A first device has a doped and recessed channel formed in a shallow trench sidewall. A second device has a doped, recessed channel and has a plurality of edge-fins juxtaposed on an edge of an active region of the device. A third device has an undoped recessed channel formed in a sidewall of a shallow trench, wherein the undoped recessed channel further has a plurality of edge-fins disposed thereon. Additionally, an extra mask may be added to each device to allow for fabrication of both conventional transistors and FinFET-like transistors on bulk silicon. The extra mask may protect the source and drain areas from recess etching of the silicon substrate. Several methods of fabricating each device are also disclosed.Type: GrantFiled: March 30, 2005Date of Patent: July 21, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hwa Chi, Wen-Chuan Chiang, Mu-Chi Chiang
-
Patent number: 7482278Abstract: A new method of depositing PE-oxide or PE-TEOS. An HDP-oxide is provided over a pattern of polysilicon. An etch back is performed to the deposited HDP-oxide, a layer of plasma-enhanced SiN is deposited. This PE-SiN is etched back leaving SiN spacers on the sidewalls of the poly pattern, further leaving a deposition of HDP-oxide on the top surface of the poly pattern. The profile of the holes within the poly pattern in such that the final layer of PE-oxide or PE-TEOS is deposited without resulting in the formation of keyholes in this latter layer.Type: GrantFiled: February 11, 1999Date of Patent: January 27, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tze-Liang Ying, James (Cheng-Ming) Wu, Yu-Hua Lee, Wen-Chuan Chiang
-
Publication number: 20080254579Abstract: A method for forming a semiconductor device is disclosed. A substrate including a gate dielectric layer and a gate electrode layer sequentially formed thereon is provided. An offset spacer is formed on sidewalls of the gate dielectric layer and the gate electrode layer. A carbon spacer is formed on a sidewall of the offset spacer, and the carbon spacer is then removed. The substrate is implanted to form a lightly doped region using the gate electrode layer and the offset spacer as a mask. The method may also include providing a substrate having a gate dielectric layer and a gate electrode layer sequentially formed thereon. A liner layer is formed on sidewalls of the gate electrode layer and on the substrate. A carbon spacer is formed on a portion of the liner layer adjacent the sidewall of the gate electrode layer. A main spacer is formed on a sidewall of the carbon spacer. The carbon spacer is removed to form an opening between the liner layer and the main spacer.Type: ApplicationFiled: April 13, 2007Publication date: October 16, 2008Inventors: Min-Hwa Chi, Wen-Chuan Chiang, Mu-Chi Chiang, Chang-Ku Chen
-
Publication number: 20080217775Abstract: A method of forming a contact plug of an eDRAM device includes the following steps: forming a tungsten layer with tungsten seam on a dielectric layer to fill a contact hole; removing the tungsten layer from the top surface of the dielectric layer, recessing the tungsten layer in the contact hole to form a recess of about 600˜900 Angstroms in depth below the top surface of the dielectric layer, depositing a conductive layer on the dielectric layer and the recessed tungsten plug to fill the recess; and removing the conductive layer from the top surface of the dielectric layer to form a conductive plug on the recessed tungsten plug in the contact hole.Type: ApplicationFiled: March 7, 2007Publication date: September 11, 2008Inventors: Chih-Yang Pai, Wen-Chuan Chiang, Chung-Yi Yu, Yeur-Luen Tu, Yuan-Hung Liu, Hsiang-Fan Lee, Chuan-Jong Wang
-
Patent number: 7371634Abstract: A semiconductor device including a contact etch stop layer and contact hole formation method for reduced underlying material loss and improved device performance, the method including providing a semiconductor substrate including an active region including a CMOS device, STI structures, and metal silicide regions; forming a fluorine doped amorphous carbon layer over the active region; forming a PMD layer on the fluorine doped amorphous carbon layer; dry etching contact holes in the PMD layer to expose the fluorine doped amorphous carbon layer; and, removing the fluorine doped amorphous carbon layer according to a dry stripping process.Type: GrantFiled: January 31, 2005Date of Patent: May 13, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Chuan Chiang, Cheng-Ku Chen, Mu-Chi Chiang, Min-Hwa Chi
-
Patent number: 7091543Abstract: A new method to form DRAM cells in an integrated circuit device is achieved. The method comprises providing a substrate. A plurality of STI regions is formed in the substrate. The STI regions comprise trenches in the substrate. The trenches are filled with a first dielectric layer. All of the first dielectric layer is etched away from a first group of the STI regions to form open trenches while leaving the first dielectric layer in a second group of the STI regions. A second dielectric layer is formed overlying the substrate and lining the open trenches. A conductive layer is deposited overlying the second dielectric layer and completely filling the open trenches. The conductive layer is patterned to define DRAM transistor gates and to define DRAM capacitor top plates. Thereafter, ions are implanted into the substrate to form source and drain regions for the transistors.Type: GrantFiled: August 18, 2004Date of Patent: August 15, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Chyuan Tzeng, Ming-Hsiang Chiang, Wen-Chuan Chiang, Dennis J. Sinitsky
-
Publication number: 20060170058Abstract: A semiconductor device including a contact etch stop layer and contact hole formation method for reduced underlying material loss and improved device performance, the method including providing a semiconductor substrate including an active region including a CMOS device, STI structures, and metal silicide regions; forming a fluorine doped amorphous carbon layer over the active region; forming a PMD layer on the fluorine doped amorphous carbon layer; dry etching contact holes in the PMD layer to expose the fluorine doped amorphous carbon layer; and, removing the fluorine doped amorphous carbon layer according to a dry stripping process.Type: ApplicationFiled: January 31, 2005Publication date: August 3, 2006Inventors: Wen-Chuan Chiang, Cheng-Ku Chen, Mu-Chi Chiang, Min-Hwa Chi
-
Publication number: 20060060909Abstract: Disclosed herein is a DRAM memory cell featuring a reduced size, increased retention time, and compatibility with standard logic manufacturing processes, making it well-suited for use as embedded DRAM. The memory cell disclosed herein includes a pass-gate transistor and a storage region. The transistor includes a gate and a drain. The storage region includes a trench, which is preferably a Shallow Trench Isolation (STI). A non-insulating structure, e.g., formed of polysilicon or metal, is located in the trench as serves as a capacitor node. The trench is partially defined by a doped sidewall that serves as a source for the transistor. The poly structure and the trench sidewall are separated by a dielectric layer. The write operation involves charge transport to the non-insulating structure by direct tunneling through the dielectric layer. The read operation is assisted by Gate Induced Drain Leakage (GIDL) current generated on the surface of the sidewall.Type: ApplicationFiled: September 21, 2004Publication date: March 23, 2006Inventors: Min-Hwa Chi, Wen-Chuan Chiang, Cheng-Ku Chen
-
Publication number: 20050239254Abstract: The types of quasi-planar CMOS and FinFET-like transistor devices on a bulk silicon substrate are disclosed. A first device has a doped and recessed channel formed in a shallow trench sidewall. A second device has a doped, recessed channel and has a plurality of edge-fins juxtaposed on an edge of an active region of the device. A third device has an undoped recessed channel formed in a sidewall of a shallow trench, wherein the undoped recessed channel further has a plurality of edge-fins disposed thereon. Additionally, an extra mask may be added to each device to allow for fabrication of both conventional transistors and FinFET-like transistors on bulk silicon. The extra mask may protect the source and drain areas from recess etching of the silicon substrate. Several methods of fabricating each device are also disclosed.Type: ApplicationFiled: March 30, 2005Publication date: October 27, 2005Inventors: Min-Hwa Chi, Wen-Chuan Chiang, Mu-Chi Chiang
-
Publication number: 20050017285Abstract: A new method to form DRAM cells in an integrated circuit device is achieved. The method comprises providing a substrate. A plurality of STI regions is formed in the substrate. The STI regions comprise trenches in the substrate. The trenches are filled with a first dielectric layer. All of the first dielectric layer is etched away from a first group of the STI regions to form open trenches while leaving the first dielectric layer in a second group of the STI regions. A second dielectric layer is formed overlying the substrate and lining the open trenches. A conductive layer is deposited overlying the second dielectric layer and completely filling the open trenches. The conductive layer is patterned to define DRAM transistor gates and to define DRAM capacitor top plates. Thereafter, ions are implanted into the substrate to form source and drain regions for the transistors.Type: ApplicationFiled: August 18, 2004Publication date: January 27, 2005Inventors: Kuo-Chyuan Tzeng, Ming-Hsiang Chiang, Wen-Chuan Chiang, Dennis Sinitsky
-
Patent number: 6794254Abstract: A new method to form DRAM cells in an integrated circuit device is achieved. The method comprises providing a substrate. A plurality of STI regions is formed in the substrate. The STI regions comprise trenches in the substrate. The trenches are filled with a first dielectric layer. All of the first dielectric layer is etched away from a first group of the STI regions to form open trenches while leaving the first dielectric layer in a second group of the STI regions. A second dielectric layer is formed overlying the substrate and lining the open trenches. A conductive layer is deposited overlying the second dielectric layer and completely filling the open trenches. The conductive layer is patterned to define DRAM transistor gates and to define DRAM capacitor top plates. Thereafter, ions are implanted into the substrate to form source and drain regions for the transistors.Type: GrantFiled: May 15, 2003Date of Patent: September 21, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo-Chyuan Tzeng, Ming-Hsiang Chiang, Wen-Chuan Chiang, Dennis J. Sinitsky
-
Patent number: 6661043Abstract: A new method is provided for the creation of a 1T RAM cell. Standard processing is applied to create STI trenches in the surface of a substrate, N2 implantations are performed into the sidewalls of the STI trenches. A layer of lining oxide is created, the implanted N2 interacts with the lining oxide to form SiON over exposed surfaces of the STI trenches. STI oxide is deposited and polished, filling the STI trenches there-with. Crown patterning is performed to define capacitor areas, the crown patterning stops on a layer of etch stop material and the created SION and partially removes STI oxide from the STI trenches. Layers of etch stop material, exposed SiON and pad oxide are removed, exposing the surface of the silicon substrate, the etched layers of STI oxide are not affected by this removal. A layer of SAC oxide is grown, n-well and p-well implantations are performed into the surface of the substrate.Type: GrantFiled: March 27, 2003Date of Patent: December 9, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo-Ching Huang, Wen-Cheng Chen, Wen-Chuan Chiang, Kuo-Chuang Tseng
-
Patent number: 6638813Abstract: A process for forming a composite insulator spacer on the sides of a buried stack capacitor structure, wherein the buried stack capacitor structure is located overlying a portion of an insulator filled, shallow trench isolation (STI) region, has been developed. A thin silicon nitride spacer is first formed on the sides of the completed buried stack capacitor structure, followed by deposition of a silicon oxide layer. An anisotropic dry etch procedure is next employed removing a top portion of the silicon oxide layer, and resulting in a partially defined silicon oxide spacer. A critical wet etch procedure is next used to remove the bottom portion of the silicon oxide layer, defining the final silicon oxide spacer of the composite insulator spacer, now comprised of a silicon oxide spacer on an underlying silicon nitride spacer.Type: GrantFiled: January 29, 2002Date of Patent: October 28, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo-Chyuan Tzeng, Chen-Jong Wang, Chung-Wei Chang, Wen-Chuan Chiang, Wen-Cheng Chen, Kuo-Ching Huang
-
Patent number: 6420226Abstract: A process for fabricating a buried stack capacitor structure, to be used in a one transistor, RAM cell, has been developed. The process features formation of a self-aligned, ring shaped storage node opening, formed in a top portion of an silicon oxide filled, shallow trench shape, via a selective dry etch procedure. The selective dry etch procedure in combination with subsequent selective wet etch procedures, create bare portions of semiconductor substrate at the junction of the ring shaped storage node opening and the adjacent top surface of semiconductor, allowing a heavily doped region to be created in this region. The presence of the heavily doped region reduces the node to substrate resistance encountered when a storage node structure is formed in the ring shaped storage node structure, as well as on the overlying the heavily doped region.Type: GrantFiled: December 12, 2001Date of Patent: July 16, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wen-Cheng Chen, Kuo-Ching Huang, Chen-Jong Wang, Wen-Chuan Chiang
-
Patent number: 6403416Abstract: A method using a single masking step for making double-cylinder stacked capacitors for DRAMs which increases capacitance while eliminating erosion of an underlying oxide insulating layer when the masking step is misaligned is described. A planar silicon oxide (SiO2) first insulating layer is formed over device areas, and a first silicon nitride (Si3N4) etch-stop layer is deposited, and openings are etched for capacitor node contacts. A first polysilicon layer is deposited to a thickness sufficient to fill the openings and to form an essentially planar surface. A second insulating layer is deposited and patterned to form portions with vertical sidewalls over the node contacts. A conformal second Si3N4 layer is deposited and etched back to form spacers on the vertical sidewalls, and the first polysilicon layer is etched to the first Si3N4 layer. The second insulating layer is selectively removed using HF acid while the first polysilicon and first Si3N4 layers prevent etching of the underlying first SiO2 layer.Type: GrantFiled: January 7, 1999Date of Patent: June 11, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo Ching Huang, Yu-Hua Lee, James (Cheng-Ming) Wu, Wen-Chuan Chiang
-
Patent number: 6376294Abstract: A method for fabricating a dog-bone in a DRAM device, comprising the following steps. A semiconductor structure having an upper silicon layer with STIs formed therein is provided. The semiconductor structure has a LOGIC region and a DRAM region with a stitch region therebetween. A polysilicon layer is formed over the semiconductor structure. A dopant is selectively implanted in the polysilicon region within the DRAM region, and the portion of the stitch region within the DRAM region, to form a doped poly segment, and an undoped poly segment within the LOGIC region, and the portion of the stitch region within the LOGIC region. A hard mask is formed over the doped poly segment and the undoped poly segment and patterned to form at least one patterned first hard mask portion only over the word line doped poly segment within the DRAM region.Type: GrantFiled: January 8, 2001Date of Patent: April 23, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo-Chyuan Tzeng, Wen-Chuan Chiang, Wen-Cheng Chen, Chen-Jong Wang
-
Patent number: 6306767Abstract: Within a method for forming a patterned layer there is first provided a topographic substrate. There is then formed conformally over the topographic substrate a blanket target layer formed of a target material, where the blanket target layer has a lower substantially horizontal portion, an upper substantially horizontal portion and an intermediate portion therebetween. There is then formed upon the lower substantially horizontal portion of the blanket target layer a first masking layer formed of a first masking material and formed upon the upper substantially horizontal portion of the blanket target layer a second masking layer formed of a second masking material.Type: GrantFiled: May 31, 2000Date of Patent: October 23, 2001Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Kuo-Chyuan Tzeng, Tse-Liang Ying, Wen-Chuan Chiang, Ming-Hsiang Chiang
-
Patent number: 6287939Abstract: The invention provides a method for fabricating a shallow trench isolation which is not susceptable to buried contact trench formation. The invention also provides immunity from the STI “kink effect,” as well as benefits associated with nitridation. The process begins by forming a pad oxide layer on a semiconductor substrate. A nitride layer is formed on the pad oxide layer. The nitride layer, the pad oxide layer, and the semiconductor substrate are patterned to form trenches. Next, a fill oxide layer is formed over the nitride layer, the pad oxide layer, and the semiconductor substrate. The fill oxide layer is chemical-mechanical polished, stopping on the nitride layer to form fill oxide regions. N2 ions are implanted into the fill oxide regions. An anneal is performed to form a buried oxynitride layer. The buried oxynitride layer is partially above the level of the top surface of the semiconductor substrate and partially below the level of the top surface of the semiconductor substrate.Type: GrantFiled: December 21, 1998Date of Patent: September 11, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kuo Ching Huang, Tse-Liang Ying, Wen-Chuan Chiang
-
Patent number: 6271125Abstract: A method for reducing the high aspect ratios, encountered when forming, and filling, narrow diameter contact holes, in thick insulator layers, has been developed, featuring a two step contact hole opening and filling procedure. First, lower narrow diameter contact holes are opened in lower levels of insulator layers, then filled with tungsten. After deposition of upper levels of insulator layers, upper narrow diameter contact holes are formed, exposing the tungsten filled, lower diameter contact holes. A second tungsten layer fills the upper, narrow diameter contact hole, resulting in a final narrow diameter contact hole, in thick insulator layers, formed with reduced aspect ratios, via use of the two contact hole openings, and the two tungsten fill procedures. In addition these procedures allow a damascene, tungsten bit line structure, to be formed in a dual shaped opening, in lower insulator layers.Type: GrantFiled: November 16, 2000Date of Patent: August 7, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chue-san Yoo, Chen-Jong Wang, Wen-Chuan Chiang
-
Patent number: 6235580Abstract: A process for forming crown shaped capacitor structures, for a DRAM device, has been developed. The process features the use of a disposable insulator layer, applied prior to photolithographic and dry etching procedures, used to define the capacitor upper plate structures. The disposable insulator layer alleviates the topography effects presented by crown shaped storage node structures, relaxing the complexity of the patterning of the capacitor upper plate structures.Type: GrantFiled: December 20, 1999Date of Patent: May 22, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yu-Hua Lee, Cheng-Ming Wu, Wen-Chuan Chiang