Patents by Inventor William A. Klaasen
William A. Klaasen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7642813Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors. Also, there is provided a design structure embodied in a machine readable medium used in a design process, and which includes such error correcting logic system.Type: GrantFiled: September 6, 2007Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Norman J. Rohrer
-
Publication number: 20090002015Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors. Also, there is provided a design structure embodied in a machine readable medium used in a design process, and which includes such error correcting logic system.Type: ApplicationFiled: September 6, 2007Publication date: January 1, 2009Inventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Norman J. Rohrer
-
Patent number: 7471115Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.Type: GrantFiled: October 29, 2007Date of Patent: December 30, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Norman J. Rohrer
-
Publication number: 20080048711Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.Type: ApplicationFiled: October 29, 2007Publication date: February 28, 2008Inventors: Kerry Bernstein, Philip Emma, John Fifield, Paul Kartschoke, William Klaasen, Norman Rohrer
-
Patent number: 7336102Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.Type: GrantFiled: July 27, 2004Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Philip G. Emma, John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Norman J. Rohrer
-
Patent number: 7057180Abstract: A detector circuit and method for detecting a silicon well voltage or current to indicate an alpha particle or cosmic ray strike of the silicon well. One significant application for the detection circuit of the present invention is for the redundancy repair latches that are used in SRAMs. The redundancy repair latches are normally written once at power-up to record failed latch data and are not normally written again. If one of the latches changes states due to an SER (Soft Error Rate-such as a strike by an alpha particle or cosmic ray) event, the repair data in the redundancy latches of the SRAM would now be incorrectly mapped. The detector circuit and method monitors the latches for the occurrence of an SER event, and responsive thereto issues a reload of the repair data to the redundancy repair latches.Type: GrantFiled: July 18, 2003Date of Patent: June 6, 2006Assignee: International Business Machines CorporationInventors: John A. Fifield, Paul D. Kartschoke, William A. Klaasen, Stephen V. Kosonocky, Randy W. Mann, Jeffery H. Oppold, Norman J. Rohrer
-
Publication number: 20060026457Abstract: The invention includes an error correcting logic system that allows critical circuits to be hardened with only one redundant unit and without loss of circuit performance. The system provides an interconnecting gate that suppresses a fault in one of at least two redundant dynamic logic gates that feed to the interconnecting gate. The system is applicable to dynamic or static logic systems. The system prevents propagation of a fault, and addresses not only soft errors, but noise-induced errors.Type: ApplicationFiled: July 27, 2004Publication date: February 2, 2006Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Philip Emma, John Fifield, Paul Kartschoke, William Klaasen, Norman Rohrer
-
Patent number: 6969859Abstract: A radiation detecting system including a radiation detecting section having one or more radiation detecting circuits and a circuit adjustment section for adjusting other circuitry to be protected. Radiation detecting circuits are provided to detect a pulse of radiation and/or a total radiation dose accumulation.Type: GrantFiled: May 14, 2003Date of Patent: November 29, 2005Assignee: International Business Machines CorporationInventors: William A. Klaasen, Edward J. Nowak, Norman J. Rohrer
-
Patent number: 6835973Abstract: A fusible link for a semiconductor device comprises an insulating substrate and a conductive line pair on the surface of the insulating substrate, with the conductive line pair having spaced ends. A polymer is disposed over the insulating substrate and between the conductive line pair ends. The polymer is capable of being changed from a non-conductive to a conductive state upon exposure to an energy beam. Preferably, the polymer comprises a polyimide, more preferably, a polymer/onium salt mixture, most preferably, a polyaniline polymer doped with a triphenylsufonium salt. The link may further comprise a low &kgr; nanopore/nanofoam dielectric material adjacent the conductive line ends.Type: GrantFiled: May 31, 2002Date of Patent: December 28, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, Jed H. Rankin
-
Patent number: 6773952Abstract: Semiconductor chip structures are provided with embedded thermal conductors for removing heat from one or more electrically conductive circuit members thereof, wherein the circuit members are formed on one or more dielectric layers above a substrate, each layer having a low dielectric constant and a low thermal conductivity. One or more cooling posts, for example, multiple thermally conductive plugs, are selectively disposed within the semiconductor chip structure adjacent to one or more electrically conductive members and thermally coupled thereto so that heat produced by the members is transferred into and through the cooling posts for forwarding to the substrate and/or to an upper surface of the semiconductor chip structure. The backside of the substrate has a thermal sink thermally coupled thereto and electrically isolated from the substrate.Type: GrantFiled: September 12, 2002Date of Patent: August 10, 2004Assignee: International Business Machines CorporationInventors: Douglas S. Armbrust, William F. Clark, William A. Klaasen, William T. Motsiff, Timothy D. Sullivan
-
Patent number: 6750530Abstract: A programmable device including: an antifuse; a resistive heating element having a substantially temperature to power response, the resistive heating element adjacent to but not in contact with the antifuse; and means for passing an electric current through the resistive heating element in order to generate heat to raise the temperature of the antifuse sufficiently high enough to decrease a programming voltage of the antifuse, a time the programming voltage is applied to the antifuse or both the programming voltage of the antifuse and the time the programming voltage is applied to the antifuse.Type: GrantFiled: June 3, 2003Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: William A. Klaasen, Alvin W. Strong, Ernest Y. Wu
-
Patent number: 6661106Abstract: The present invention relates to an alignment mark structure for laser fusing. An alignment mark structure is formed which is comprised of image elements that are placed on different film layers in a semiconductor device. Alignment is accomplished by examining the difference in reflected energy of a laser beam as the beam traverses the alignment mark structure. By forming the alignment mark structure such that it has elements on different film layers, the reflected energy can be modulated to avoid the situation in which no difference in reflected energy is found, which would make the alignment mark invisible to the laser fusing tool. A method of applying the alignment mark structure is also disclosed.Type: GrantFiled: August 13, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: Richard A. Gilmour, William A. Klaasen, William T. Motsiff
-
Patent number: 6653737Abstract: An interconnection structure preferably including one or more conductors that have a central region filled with an insulator, and a method of fabricating such an interconnection structure for preferably making an electrical connection to the conductor(s). The method preferably includes the steps of depositing and patterning a first insulator over a substrate to form an aperture opening to the substrate; depositing and polishing a first conductor to leave the first conductor in the aperture; depositing and patterning a second insulator to form an opening through the second insulator and a recess in the aperture; depositing one or more second conductors to line the opening and the recess, and to form a central region of the interconnection structure; depositing a third insulator to at least partially fill the central region; and making an electrical connection to the second conductor(s).Type: GrantFiled: May 31, 2002Date of Patent: November 25, 2003Assignee: International Business Machines CorporationInventors: David V. Horak, William A. Klaasen, Thomas L. McDevitt, Mark P. Murray, Anthony K. Stamper
-
Patent number: 6645789Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: GrantFiled: September 18, 2002Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Patent number: 6573541Abstract: A solid-state CCD device suitable for forming into arrays and for use with suitable hardware to form video image capture devices and methods for fabricating same are provided.Type: GrantFiled: September 29, 2000Date of Patent: June 3, 2003Assignee: International Business Machines CorporationInventors: William A. Klaasen, Gary D. Pittman, Jed H. Rankin
-
Patent number: 6545330Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: GrantFiled: July 12, 2000Date of Patent: April 8, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Patent number: 6515317Abstract: Increased pixel density and increased sensitivity to blue light are provided in a charge couple device employing sidewall and surface gates.Type: GrantFiled: September 29, 2000Date of Patent: February 4, 2003Assignee: International Business Machines Corp.Inventors: Gregory Bazan, William A. Klaasen, Randy W. Mann
-
Publication number: 20030020128Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: ApplicationFiled: September 18, 2002Publication date: January 30, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Patent number: 6512292Abstract: Semiconductor chip structures are provided with embedded thermal conductors for removing heat from one or more electrically conductive circuit members thereof, wherein the circuit members are formed on one or more dielectric layers above a substrate, each layer having a low dielectric constant and a low thermal conductivity. One or more cooling posts, for example, multiple thermally conductive plugs, are selectively disposed within the semiconductor chip structure adjacent to one or more electrically conductive members and thermally coupled thereto so that heat produced by the members is transferred into and through the cooling posts for forwarding to the substrate and/or to an upper surface of the semiconductor chip structure. The backside of the substrate has a thermal sink thermally coupled thereto and electrically isolated from the substrate.Type: GrantFiled: September 12, 2000Date of Patent: January 28, 2003Assignee: International Business Machines CorporationInventors: Douglas S. Armbrust, William F. Clark, William A. Klaasen, William T. Motsiff, Timothy D. Sullivan
-
Patent number: 6496053Abstract: A structure and method for a programming device or a fuse includes a capacitive circuit having a capacitance which is alterable. The capacitive circuit can include a first capacitor, a fuse link connected to the first capacitor and a second capacitor connected to the fuse link, wherein removing a portion of the fuse link changes the capacitance.Type: GrantFiled: October 13, 1999Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Timothy Daubenspeck, Kurt R. Kimmel, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, W David Pricer, Jed H. Rankin