Patents by Inventor William B. Wilson
William B. Wilson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145108Abstract: A temperature-controlled irradiation system may include an outer containment and a sealed capsule disposed within the outer containment. The sealed capsule may be configured to contain a testing material within the sealed capsule. The system may further include a temperature sensor disposed within the sealed capsule. The temperature sensor may be configured to measure a temperature of the testing material. A pressure sensor may be disposed within the sealed capsule. The pressure sensor may be configured to measure an internal pressure of the sealed capsule. The system may include a heater disposed within the sealed capsule. The heater may be configured to control the temperature of the testing material. The heater may be immersed within the testing material. A gas gap is provided between the sealed capsule and the outer containment. The gas gap may be configured to control thermal conductivity between the sealed capsule and the outer containment.Type: ApplicationFiled: November 2, 2023Publication date: May 2, 2024Inventors: Calvin M. Downey, Abdalla Abou Jaoude, William C. Phillips, Chuting Tan Tsai, Gregory M. Core, Stacey M. Wilson, SuJong Yoon, Kim B. Davies
-
Publication number: 20240108446Abstract: According to one aspect, an electric toothbrush may include a handle, a brush head, a rechargeable battery, an electric motor, and a pair of electrical contacts. The handle may have a first end region and a second end region defining a longitudinal axis therebetween, the handle defining a volume from the first end region to the second end region. The brush head may include bristles, the brush head releasably securable to the first end region of the handle. The rechargeable battery may be in the volume. The electric motor may be at least partially disposed in the volume, the electric motor in electrical communication with the rechargeable battery, the electric motor in mechanical communication with the brush head. The pair of electrical contacts may be in electrical communication with the rechargeable battery, and the pair of electrical contacts axially and radially spaced from one another, relative to the longitudinal axis.Type: ApplicationFiled: October 2, 2023Publication date: April 4, 2024Inventors: Michael J. LAWLOR, Jonathan Henry FRATTI, Eric Glenn HARSH, Simon J. M. ENEVER, William MAY, Sean James WILSON, Jonathan Pradeep AUSTIN, James C. KRAUSE, Paul B. KOH
-
Publication number: 20220251322Abstract: An article having: an elastomeric jacket; a gel within the jacket; and a plurality of gas-filled, polymerically-encapsulated microbubbles suspended in the gel. The microbubbles have a Gaussian particle size distribution. The largest microbubble has a diameter at least 10 times the diameter of the smallest microbubble. The article may exhibit Anderson localization at at least one frequency of sound waves impacting the article.Type: ApplicationFiled: January 25, 2022Publication date: August 11, 2022Applicant: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Bernard R. Matis, Nicholas T. Gangemi, Jeffrey W. Baldwin, Steven W. Liskey, Aaron D. Edmunds, William B. Wilson, Douglas M. Photiadis
-
Patent number: 8407511Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: GrantFiled: August 28, 2008Date of Patent: March 26, 2013Assignee: Agere Systems LLCInventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Patent number: 8143696Abstract: An IC inductor structure is provided which includes a first inductor element formed on a semiconductor substrate and at least a second inductor element formed on the semiconductor substrate proximate the first inductor element. The first inductor element has a first effective magnetic field direction associated therewith, and the second inductor element has a second effective magnetic field direction associated therewith. The first and second inductor elements are oriented relative to one another so as to create a non-zero angle between the first and second effective magnetic field directions.Type: GrantFiled: March 18, 2009Date of Patent: March 27, 2012Assignee: Agere Systems Inc.Inventors: Weiwei Mao, Shahriar Moinian, Kenneth Wade Paist, William B. Wilson
-
Publication number: 20100314713Abstract: An IC inductor structure is provided which includes a first inductor element formed on a semiconductor substrate and at least a second inductor element formed on the semiconductor substrate proximate the first inductor element. The first inductor element has a first effective magnetic field direction associated therewith, and the second inductor element has a second effective magnetic field direction associated therewith. The first and second inductor elements are oriented relative to one another so as to create a non-zero angle between the first and second effective magnetic field directions.Type: ApplicationFiled: March 18, 2009Publication date: December 16, 2010Inventors: Weiwei Mao, Shahriar Moinian, Kenneth Wade Paist, William B. Wilson
-
Patent number: 7844021Abstract: Methods and apparatus are provided for clock skew calibration in a clock and data recovery system. One aspect of the invention compensates for skew among a plurality of clocks in a clock and data recovery system. The clocks are applied to a plurality of latches to sample an incoming signal. A reference signal, such as a Nyquist signal, is applied to a data input of each of the latches. Statistics of “early” and “late” corrections applied to at least one of the clocks by a bang-bang phase detector in the clock and data recovery system are evaluated and a delay of a clock buffer associated with the at least one clock is adjusted to obtain approximately a 50% early-to-late ratio for the at least one clock. The clock and data recovery system ensures that the early-to-late ratio for the sum of the plurality of clocks is approximately 50%.Type: GrantFiled: September 28, 2006Date of Patent: November 30, 2010Assignee: Agere Systems Inc.Inventors: Tom Gibbons, Kenneth W. Paist, Mark Trafford, William B. Wilson
-
Patent number: 7839965Abstract: A clock generator is provided for a transmitter in a transceiver adapted to communicate data over a serial data link. The transceiver includes a clock data recovery circuit recovers a receive clock signal and outputs a reference clock signal. The clock generator includes a local clock, a frequency difference detector, and a fractional-N frequency synthesizer. The local clock outputs a local clock signal. The frequency difference detector outputs a fractional frequency difference signal based on a frequency difference between the local clock signal and the reference clock signal. The fractional-N frequency synthesizer outputs a transmit clock signal having a same frequency as the recovered receive clock signal.Type: GrantFiled: November 21, 2006Date of Patent: November 23, 2010Assignee: Agere Systems Inc.Inventors: William B. Wilson, Kenneth Wade Paist
-
Patent number: 7787515Abstract: A circuit for spread spectrum rate control uses a first interpolator to phase interpolate between a first signal and a second signal and generate a first output signal based on a first control signal. A second interpolator is utilized to phase interpolate between a third signal and a fourth signal and generate a second output signal based on a second control signal. A multiplexer is used to select, based on a select signal, the first output signal or the second output signal as a spread spectrum clock (SSCLK). A leap-frog interpolator control is used to generate, in synchronism with the SSCLK, the first control signal based on a first type of phase adjustment request, the second control signal based on a second type of phase adjustment request, and the select signal to switch the multiplexer between the first output signal and the second output signal after allowing for an interpolator settling time when changing the first control signal or the second control signal.Type: GrantFiled: February 14, 2006Date of Patent: August 31, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Vladimir Sindalovsky, William B. Wilson, Craig B. Ziemer
-
Patent number: 7710170Abstract: Various embodiments of the present invention provide systems and circuits for clock signal generation. For example, various embodiments of the present invention provide semiconductor devices that include a power source and a phase lock loop circuit. The power source provides a supply voltage to the phase lock loop circuit. The phase lock loop circuit includes and on-chip control voltage source and a voltage controlled oscillator. The on-chip control voltage source is capable of producing a control voltage that varies between a minimum voltage and a maximum voltage. The voltage controlled oscillator receives the control voltage and provides a clock signal with a frequency corresponding to the control voltage. The maximum voltage is greater than the supply voltage. For example, in some embodiments of the present invention, the maximum voltage is more than double the supply voltage. As another example, in some embodiments of the present invention, the maximum voltage is more than six times the supply voltage.Type: GrantFiled: October 30, 2007Date of Patent: May 4, 2010Assignee: Agere Systems Inc.Inventors: Roger A. Fratti, William B. Wilson, Kenneth W. Paist
-
Patent number: 7679405Abstract: Various embodiments of the present invention provide systems and circuits for processing information through comparison of input signals. For example, various embodiments of the present invention provide differential latch circuits. Such differential latch circuits include an input stage and a latch stage. The input stage provides an interim output that is available during a defined period, and the latch stage is operable to latch the temporary interim output during the defined period using a common clock.Type: GrantFiled: October 24, 2007Date of Patent: March 16, 2010Assignee: Agere Systems Inc.Inventor: William B. Wilson
-
Patent number: 7680217Abstract: Various apparatus and methods for related to clock recovery are disclosed. For example, in one illustrative embodiment, a clock recovery circuit includes a coding circuit adapted to translate a stream of first digital numbers derived from a source signal into a stream of first binary numbers and a stream of second binary numbers, a digital-to-analog converter (DAC) circuit coupled to the coding circuit and configured to provide an analog output based on the streams of first and second binary numbers and a voltage-controlled oscillator (VCO) controlled by the analog output of the DAC circuit and adapted to produce a base clock having a base clock frequency.Type: GrantFiled: September 28, 2006Date of Patent: March 16, 2010Inventors: William B. Wilson, Mark Trafford
-
Publication number: 20100054383Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Inventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Publication number: 20090108890Abstract: Various embodiments of the present invention provide systems and circuits for clock signal generation. For example, various embodiments of the present invention provide semiconductor devices that include a power source and a phase lock loop circuit. The power source provides a supply voltage to the phase lock loop circuit. The phase lock loop circuit includes and on-chip control voltage source and a voltage controlled oscillator. The on-chip control voltage source is capable of producing a control voltage that varies between a minimum voltage and a maximum voltage. The voltage controlled oscillator receives the control voltage and provides a clock signal with a frequency corresponding to the control voltage. The maximum voltage is greater than the supply voltage. For example, in some embodiments of the present invention, the maximum voltage is more than double the supply voltage. As another example, in some embodiments of the present invention, the maximum voltage is more than six times the supply voltage.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Roger A. Fratti, William B. Wilson, Kenneth W. Paist
-
Publication number: 20090108881Abstract: Various embodiments of the present invention provide systems and circuits for processing information through comparison of input signals. For example, various embodiments of the present invention provide differential latch circuits. Such differential latch circuits include an input stage and a latch stage. The input stage provides an interim output that is available during a defined period, and the latch stage is operable to latch the temporary interim output during the defined period using a common clock.Type: ApplicationFiled: October 24, 2007Publication date: April 30, 2009Inventor: William B. Wilson
-
Publication number: 20080118015Abstract: A clock generator is provided for a transmitter in a transceiver adapted to communicate data over a serial data link. The transceiver includes a clock data recovery circuit recovers a receive clock signal and outputs a reference clock signal. The clock generator includes a local clock, a frequency difference detector, and a fractional-N frequency synthesizer. The local clock outputs a local clock signal. The frequency difference detector outputs a fractional frequency difference signal based on a frequency difference between the local clock signal and the reference clock signal. The fractional-N frequency synthesizer outputs a transmit clock signal having a same frequency as the recovered receive clock signal.Type: ApplicationFiled: November 21, 2006Publication date: May 22, 2008Inventors: William B. Wilson, Kenneth Wade Paist
-
Publication number: 20080080656Abstract: Various apparatus and methods for related to clock recovery are disclosed. For example, in one illustrative embodiment, a clock recovery circuit includes a coding circuit adapted to translate a stream of first digital numbers derived from a source signal into a stream of first binary numbers and a stream of second binary numbers, a digital-to-analog converter (DAC) circuit coupled to the coding circuit and configured to provide an analog output based on the streams of first and second binary numbers and a voltage-controlled oscillator (VCO) controlled by the analog output of the DAC circuit and adapted to produce a base clock having a base clock frequency.Type: ApplicationFiled: September 28, 2006Publication date: April 3, 2008Inventors: William B. Wilson, Mark Trafford
-
Publication number: 20080080649Abstract: Methods and apparatus are provided for clock skew calibration in a clock and data recovery system. One aspect of the invention compensates for skew among a plurality of clocks in a clock and data recovery system. The clocks are applied to a plurality of latches to sample an incoming signal. A reference signal, such as a Nyquist signal, is applied to a data input of each of the latches. Statistics of “early” and “late” corrections applied to at least one of the clocks by a bang-bang phase detector in the clock and data recovery system are evaluated and a delay of a clock buffer associated with the at least one clock is adjusted to obtain approximately a 50% early-to-late ratio for the at least one clock. The clock and data recovery system ensures that the early-to-late ratio for the sum of the plurality of clocks is approximately 50%.Type: ApplicationFiled: September 28, 2006Publication date: April 3, 2008Inventors: Tom Gibbons, Kenneth W. Paist, Mark Trafford, William B. Wilson
-
Patent number: 7268631Abstract: In order to reduce the area of a charge pump PLL, one may separate proportional component and integral component of the loop filter voltage, and add additional circuitry so as to make the integral component appear as though it is affected by a much larger value of capacitance than is actually used. In an aspect, a current mirror may be used to subtract a portion of the integral component of the loop filter voltage from the total loop filter voltage. The difference signal is then used to drive an oscillator in the charge pump PLL. In another aspect, a third integrator or auto-calibration loop is used to set a center frequency of the oscillator.Type: GrantFiled: August 2, 2005Date of Patent: September 11, 2007Assignee: Agere Systems Inc.Inventor: William B. Wilson
-
Patent number: D1023289Type: GrantFiled: August 12, 2022Date of Patent: April 16, 2024Assignee: Quip NYC, Inc.Inventors: Jonathan Henry Fratti, Eric Glenn Harsh, Steffany V. Tran, Nathan A. Herrmann, Simon J. M. Enever, William May, Sean James Wilson, James C. Krause, Maxwell R. Wood-Lee, Paul B. Koh