Patents by Inventor William J. Murphy
William J. Murphy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140203342Abstract: Device structures, fabrication methods, and design structures for a capacitor of a memory cell of ferroelectric random access memory device. The capacitor may include a first electrode comprised of a first conductor, a ferroelectric layer on the first electrode, a second electrode on the ferroelectric layer, and a cap layer on an upper surface of the second electrode. The second electrode may be comprised of a second conductor, and the cap layer may have a composition that is free of titanium. The second electrode may be formed by etching a layer of a material formed on a layer of the second conductor to define a hardmask and then modifying the remaining portion of that material in the hardmask to have a comparatively less etch rate, when exposed to a chlorine-based reactive ion etch chemistry, than when initially formed.Type: ApplicationFiled: March 26, 2014Publication date: July 24, 2014Applicant: International Business Machines CorporationInventors: James E. Beecher, William J. Murphy, James S. Nakos, Bruce W. Porth
-
Publication number: 20140113426Abstract: Disclosed is a transistor structure, having a completely silicided extrinsic base for reduced base resistance Rb. Specifically, a metal silicide layer covers the extrinsic base, including the portion of the extrinsic base that extends below the upper portion of a T-shaped emitter. One exemplary technique for ensuring that the metal silicide layer covers this portion of the extrinsic base requires tapering the upper portion of the emitter. Such tapering allows a sacrificial layer below the upper portion of the emitter to be completely removed during processing, thereby exposing the extrinsic base below and allowing the metal layer required for silicidation to be deposited thereon. This metal layer can be deposited, for example, using a high pressure sputtering technique to ensure that all exposed surfaces of the extrinsic base, even those below the upper portion of the emitter, are covered.Type: ApplicationFiled: December 20, 2013Publication date: April 24, 2014Applicant: International Business Machines CorporationInventors: Marc W. Cantell, Thai Doan, Jessica A. Levy, Qizhi Liu, William J. Murphy, Christa R. Willets
-
Publication number: 20140084352Abstract: Device structures, fabrication methods, and design structures for a capacitor of a memory cell of ferroelectric random access memory device. The capacitor may include a first electrode comprised of a first conductor, a ferroelectric layer on the first electrode, a second electrode on the ferroelectric layer, and a cap layer on an upper surface of the second electrode. The second electrode may be comprised of a second conductor, and the cap layer may have a composition that is free of titanium. The second electrode may be formed by etching a layer of a material formed on a layer of the second conductor to define a hardmask and then modifying the remaining portion of that material in the hardmask to have a comparatively less etch rate, when exposed to a chlorine-based reactive ion etch chemistry, than when initially formed.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James E. Beecher, William J. Murphy, James S. Nakos, Bruce W. Porth
-
Patent number: 8658435Abstract: A method for forming a hydrogen barrier liner for a ferro-electric random access memory chip including forming a first dielectric layer over a substrate; forming a gate over the first dielectric layer; forming a first aluminum oxide layer over the gate and the first dielectric layer; forming a second dielectric layer over the first aluminum oxide layer; etching a trench through the second dielectric layer and the first aluminum oxide layer to the gate; forming a hydrogen barrier liner over the second dielectric layer, the hydrogen barrier liner lining the trench and contacting the gate; forming a silicon dioxide layer over the first aluminum dioxide layer, the silicon dioxide layer substantially filling the trench; and substantially removing the silicon dioxide layer leaving a silicon dioxide plug in the trench.Type: GrantFiled: January 23, 2013Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Brian M. Czabaj, James V. Hart, III, William J. Murphy, James S. Nakos
-
Patent number: 8604618Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: GrantFiled: September 22, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8586466Abstract: Electrical fuses and methods for forming an electrical fuse. The electrical fuse includes a current shunt formed by patterning a first layer comprised of a first conductive material and disposed on a top surface of a dielectric layer. A layer stack is formed on the current shunt and the top surface of the dielectric layer surrounding the current shunt. The layer stack includes a second layer comprised of a second conductive material and a third layer comprised of a third conductive material. The layer stack may be patterned to define a fuse link as a first portion of the layer stack directly contacting the top surface of the dielectric layer and a terminal as a second portion separated from the top surface of the dielectric layer by the current shunt.Type: GrantFiled: December 14, 2010Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Tom C. Lee, Thomas L. McDevitt, William J. Murphy
-
Patent number: 8524596Abstract: Techniques for bond pad fabrication are provided. In one aspect, a method of forming a bond pad comprises the following steps. At least one alloying element is selectively introduced to at least a portion of at least one surface of the bond pad. The at least one alloying element is diffused into at least a portion of the bond pad through one or more thermal cycles. The at least one alloying element may be selectively introduced to the bond pad by depositing an alloying element layer comprising the at least one alloying element onto the bond pad and patterning and etching at least a portion of the layer.Type: GrantFiled: July 16, 2012Date of Patent: September 3, 2013Assignee: International Business Machines CorporationInventors: Frederic Beaulieu, Gobinda Das, Steven J. Duda, Matthew J. Farinelli, Adreanne Kelly, Samuel McKnight, William J. Murphy
-
Patent number: 8450168Abstract: Ferro-electric capacitor modules, methods of manufacture and design structures. The method of manufacturing the ferro-electric capacitor includes forming a barrier layer on an insulator layer of a CMOS structure. The method further includes forming a top plate and a bottom plate over the barrier layer. The method further includes forming a ferro-electric material between the top plate and the bottom plate. The method further includes encapsulating the barrier layer, top plate, bottom plate and ferro-electric material with an encapsulating material. The method further includes forming contacts to the top plate and bottom plate, through the encapsulating material. At least the contact to the top plate and a contact to a diffusion of the CMOS structure are in electrical connection through a common wire.Type: GrantFiled: June 25, 2010Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Matthew D. Moon, William J. Murphy, James S. Nakos, Paul W. Pastel, Brett A. Philips
-
Patent number: 8436739Abstract: A circuit breaker includes separable contacts, an operating mechanism structured to open and close the separable contacts, and a trip circuit including a trip coil and a fault detector. The fault detector energizes the trip coil to cause the operating mechanism to open the separable contacts. A test circuit is structured to test the trip coil and determine an open circuit condition thereof. An annunciation circuit is structured to annunciate the open circuit condition of the trip coil.Type: GrantFiled: September 8, 2008Date of Patent: May 7, 2013Assignee: Eaton CorporationInventors: Robert T. Elms, William J. Murphy
-
Publication number: 20130075913Abstract: A semiconductor device and a method of fabricating the same, includes vertically stacked layers on an insulator. Each of the layers includes a first dielectric insulator portion, a first metal conductor embedded within the first dielectric insulator portion, a first nitride cap covering the first metal conductor, a second dielectric insulator portion, a second metal conductor embedded within the second dielectric insulator portion, and a second nitride cap covering the second metal conductor. The first and second metal conductors form first vertically stacked conductor layers and second vertically stacked conductor layers. The first vertically stacked conductor layers are proximate the second vertically stacked conductor layers, and at least one air gap is positioned between the first vertically stacked conductor layers and the second vertically stacked conductor layers.Type: ApplicationFiled: September 22, 2011Publication date: March 28, 2013Applicant: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Zhong-Xiang He, Xiao Hu Liu, Thomas L. McDevitt, Gary L. Milo, William J. Murphy
-
Patent number: 8395196Abstract: A ferro-electric random access memory (FRAM) chip, including a substrate; a first dielectric layer over the substrate; a gate over the first dielectric layer; a first aluminum oxide layer over the first dielectric layer and the gate; a second dielectric layer over the first aluminum oxide layer; a trench through the second dielectric layer and the first aluminum oxide layer to the gate; a hydrogen barrier liner over the second dielectric layer and lining the trench, and contacting the gate; and a silicon dioxide plug over the hydrogen barrier liner substantially filling the trench.Type: GrantFiled: November 16, 2010Date of Patent: March 12, 2013Assignee: International Business Machines CorporationInventors: Brian M. Czabaj, James V. Hart, III, William J. Murphy, James S. Nakos
-
Publication number: 20120313146Abstract: Disclosed is a transistor structure, having a completely silicided extrinsic base for reduced base resistance Rb. Specifically, a metal silicide layer covers the extrinsic base, including the portion of the extrinsic base that extends below the upper portion of a T-shaped emitter. One exemplary technique for ensuring that the metal silicide layer covers this portion of the extrinsic base requires tapering the upper portion of the emitter. Such tapering allows a sacrificial layer below the upper portion of the emitter to be completely removed during processing, thereby exposing the extrinsic base below and allowing the metal layer required for silicidation to be deposited thereon. This metal layer can be deposited, for example, using a high pressure sputtering technique to ensure that all exposed surfaces of the extrinsic base, even those below the upper portion of the emitter, are covered.Type: ApplicationFiled: June 8, 2011Publication date: December 13, 2012Applicant: International Business Machines CorporationInventors: Marc W. Cantell, Thai Doan, Jessica A. Levy, Qizhi Liu, William J. Murphy, Christa R. Willets
-
Publication number: 20120279767Abstract: Techniques for bond pad fabrication are provided. In one aspect, a method of forming a bond pad comprises the following steps. At least one alloying element is selectively introduced to at least a portion of at least one surface of the bond pad. The at least one alloying element is diffused into at least a portion of the bond pad through one or more thermal cycles. The at least one alloying element may be selectively introduced to the bond pad by depositing an alloying element layer comprising the at least one alloying element onto the bond pad and patterning and etching at least a portion of the layer.Type: ApplicationFiled: July 16, 2012Publication date: November 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Frederic Beaulieu, Gobinda Das, Steven J. Duda, Matthew J. Farinelli, Adreanne Kelly, Samuel McKnight, William J. Murphy
-
Publication number: 20120214280Abstract: A resistor with heat sink is provided. The heat sink includes a conductive path having metal or other thermal conductor having a high thermal conductivity. To avoid shorting the electrical resistor to ground with the thermal conductor, a thin layer of high thermal conductivity electrical insulator is interposed between the thermal conductor and the body of the resistor. Accordingly, a resistor can carry large amounts of current because the high conductivity thermal conductor will conduct heat away from the resistor to a heat sink. Various configurations of thermal conductors and heat sinks are provided offering good thermal conductive properties in addition to reduced parasitic capacitances and other parasitic electrical effects, which would reduce the high frequency response of the electrical resistor.Type: ApplicationFiled: May 1, 2012Publication date: August 23, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas D. COOLBAUGH, Ebenezer E. ESHUN, Terence B. HOOK, Robert M. RASSEL, Edmund J. SPROGIS, Anthony K. STAMPER, William J. MURPHY
-
Patent number: 8230586Abstract: A method of cooling a resistor is provided. The method includes forming a first electrical insulator having a high thermal conductivity in thermal contact with an electrically resistive pathway and forming a substrate adjacent the electrical insulator. The method further includes forming a first electrical conductor having a high thermal conductivity within the second substrate and in thermal contact with the electrical insulator.Type: GrantFiled: August 31, 2007Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Douglas D Coolbaugh, Ebenezer E Eshun, Terence B Hook, Robert M Rassel, Edmund J Sprogis, Anthony K Stamper, William J Murphy
-
Publication number: 20120146179Abstract: Electrical fuses and methods for forming an electrical fuse. The electrical fuse includes a current shunt formed by patterning a first layer comprised of a first conductive material and disposed on a top surface of a dielectric layer. A layer stack is formed on the current shunt and the top surface of the dielectric layer surrounding the current shunt. The layer stack includes a second layer comprised of a second conductive material and a third layer comprised of a third conductive material. The layer stack may be patterned to define a fuse link as a first portion of the layer stack directly contacting the top surface of the dielectric layer and a terminal as a second portion separated from the top surface of the dielectric layer by the current shunt.Type: ApplicationFiled: December 14, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tom C. Lee, Thomas L. McDevitt, William J. Murphy
-
Patent number: 8182672Abstract: A process for preparing basestocks having superior low temperature properties at high viscosity index (VI). More particularly, a waxy feedstock is contacted with a first dewaxing catalyst having a refined constraint index (CI*) 2.0 or less followed by contacting with a second dewaxing catalyst having a refined constraint index greater than 2.0.Type: GrantFiled: December 16, 2008Date of Patent: May 22, 2012Assignee: ExxonMobil Research and Engineering CompanyInventors: Michel Daage, David W. Larkin, William J. Murphy
-
Publication number: 20120119273Abstract: A ferro-electric random access memory (FRAM) chip, including a substrate; a first dielectric layer over the substrate; a gate over the first dielectric layer; a first aluminum oxide layer over the first dielectric layer and the gate; a second dielectric layer over the first aluminum oxide layer; a trench through the second dielectric layer and the first aluminum oxide layer to the gate; a hydrogen barrier liner over the second dielectric layer and lining the trench, and contacting the gate; and a silicon dioxide plug over the hydrogen barrier liner substantially filling the trench.Type: ApplicationFiled: November 16, 2010Publication date: May 17, 2012Applicant: International Business Machines CorporationInventors: Brian M. Czabaj, James V. Hart, III, William J. Murphy, James S. Nakos
-
Patent number: 8157970Abstract: A method and apparatus for sputter deposition. The method including: providing a sputter target having a back surface and an exposed front surface; providing a source of magnetic field lines, the magnetic field lines extending through the sputter target from the back surface to the exposed front surface of the sputter target; providing one or more pole extenders between magnetic poles of the source of the magnetic field lines and the exposed front surface of the sputter target.Type: GrantFiled: July 2, 2008Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: William J. Murphy, David C. Strippe
-
Publication number: 20110316099Abstract: A method of forming at least one Micro-Electro-Mechanical System (MEMS) includes forming a lower wiring layer on a substrate. The method further includes forming a plurality of discrete wires from the lower wiring layer. The method further includes forming an electrode beam over the plurality of discrete wires. The at least one of the forming of the electrode beam and the plurality of discrete wires are formed with a layout which minimizes hillocks and triple points in subsequent silicon deposition.Type: ApplicationFiled: December 20, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: George A. DUNBAR, III, Zhong-Xiang HE, Jeffrey C. MALING, William J. MURPHY, Anthony K. STAMPER