Patents by Inventor William J. Taylor, Jr.
William J. Taylor, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9117930Abstract: One method disclosed herein includes forming a first stressed conductive layer within the trenches of a FinFET device and above the upper surface of a fin, forming a second stressed conductive layer above the first stressed conductive layer, removing a portion of the second stressed conductive layer and a portion of the first stressed conductive layer that is positioned above the fin while leaving portions of the first stressed conductive layer positioned within the trenches, and forming a conductive layer above the second stressed conductive layer, the upper surface of the fin and the portions of the first stressed conductive layer positioned within the trenches.Type: GrantFiled: August 6, 2013Date of Patent: August 25, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Vimal K. Kamineni, Derya Deniz, Abner Bello, Abhijeet Paul, Robert J. Miller, William J. Taylor, Jr.
-
Publication number: 20150145071Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: ApplicationFiled: December 22, 2014Publication date: May 28, 2015Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, JR.
-
Publication number: 20150076609Abstract: One method includes forming a raised isolation structure with a recess above a substrate, forming a gate structure above the fin, forming a plurality of spaced-apart buried fin contact structures within the recess and forming a stress-inducing material layer above the buried fin contact structures. One device includes a plurality of spaced-apart buried fin contact structures positioned within a recess in a raised isolation structure on opposite sides of a gate structure, a stress-inducing material layer formed above the buried fin contact structures and a source/drain contact that extends through the stress-inducing material layer.Type: ApplicationFiled: September 18, 2013Publication date: March 19, 2015Applicant: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Ryan Ryoung-han Kim, William J. Taylor, JR.
-
Publication number: 20150060960Abstract: A method includes forming a raised isolation structure with a recess above a substrate, forming a gate structure above the fin, forming a plurality of spaced-apart buried fin contact structures within the recess that have an outer perimeter surface that contacts at least a portion of an interior perimeter surface of the recess and forming at least one source/drain contact structure for each of the buried fin contact structures. One device includes a plurality of spaced-apart buried fin contact structures positioned within a recess in a raised isolation structure on opposite sides of a gate structure. The upper surface of each of the buried fin contact structures is positioned below an upper surface of the raised isolation structure and an outer perimeter surface of each of the buried fin contact structures contacts at least a portion of an interior perimeter surface of the recess.Type: ApplicationFiled: September 4, 2013Publication date: March 5, 2015Applicant: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Ryan Ryoung-Han Kim, William J. Taylor, JR.
-
Patent number: 8962413Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: GrantFiled: October 27, 2014Date of Patent: February 24, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, Jr.
-
Publication number: 20150044855Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: ApplicationFiled: October 27, 2014Publication date: February 12, 2015Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, JR.
-
Publication number: 20150041906Abstract: One method disclosed herein includes forming a first stressed conductive layer within the trenches of a FinFET device and above the upper surface of a fin, forming a second stressed conductive layer above the first stressed conductive layer, removing a portion of the second stressed conductive layer and a portion of the first stressed conductive layer that is positioned above the fin while leaving portions of the first stressed conductive layer positioned within the trenches, and forming a conductive layer above the second stressed conductive layer, the upper surface of the fin and the portions of the first stressed conductive layer positioned within the trenches.Type: ApplicationFiled: August 6, 2013Publication date: February 12, 2015Applicant: GLOBALFOUNDRIES Inc.Inventors: Vimal K. Kamineni, Derya Deniz, Abner Bello, Abhijeet Paul, Robert J. Miller, William J. Taylor, JR.
-
Patent number: 8900941Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: GrantFiled: May 2, 2012Date of Patent: December 2, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ruilong Xie, William J. Taylor, Jr.
-
Patent number: 8889500Abstract: One illustrative method disclosed herein includes, among other things, forming a plurality of fin-formation trenches that define a fin, forming a first stressed layer within the trenches and above the fin and performing at least one etching process on the first stressed layer so as to define spaced-apart portions of the first stressed layer positioned at least partially within the trenches on opposite sides of the fin. The method also includes forming spaced-apart portions of a second stressed layer above the spaced-apart portions of the first layer, forming a third stressed layer above the fin between the spaced-apart portions of the second layer and, after forming the third layer, forming a conductive layer above the second and third layers.Type: GrantFiled: August 6, 2013Date of Patent: November 18, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Vimal K. Kamineni, Derya Deniz, Abner Bello, Abhijeet Paul, Robert J. Miller, William J. Taylor, Jr.
-
Patent number: 8877588Abstract: One method includes forming first and second spaced-apart trenches extending at least partially into a semiconducting substrate defining a fin structure for the device, forming a stress-inducing material having a first type of stress in the first trench, forming a second stress-inducing material in the second trench, the second stress-inducing material having a second stress that is a different than the first type of stress, and forming a gate structure around a portion of the fin structure. One device includes first and second spaced-apart trenches in a semiconducting substrate defining at least a portion of a fin for the device, a stress-inducing material having a first type of stress in the first trench, a second stress-inducing material in the second trench, the second stress-inducing material having a second stress that is a different type than the first stress, and a gate structure around a portion of the fin structure.Type: GrantFiled: February 11, 2013Date of Patent: November 4, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Daniel T. Pham, Werner Juengling, William J. Taylor, Jr., Robert Miller
-
Publication number: 20140256064Abstract: One illustrative method disclosed herein includes providing a layer of a carbon-containing insulating material having a nominal carbon concentration, performing at least one process operation on the carbon-containing insulating material that results in the formation of a reduced-carbon-concentration region in the layer of carbon-containing insulating material, wherein the reduced-carbon-concentration region has a carbon concentration that is less than the nominal carbon concentration, performing a carbon-introduction process operation to introduce carbon atoms into at least the reduced-carbon-concentration region and thereby define a carbon-enhanced region having a carbon concentration that is greater than the carbon concentration of the reduced-carbon-concentration region and, after introducing the carbon atoms, performing a heating process on at least the carbon-enhanced region.Type: ApplicationFiled: March 8, 2013Publication date: September 11, 2014Applicant: GLOBALFOUNDRIES Inc.Inventors: William J. Taylor, JR., Nicholas V. LiCausi, Errol Todd Ryan
-
Publication number: 20140225168Abstract: One method includes forming first and second spaced-apart trenches extending at least partially into a semiconducting substrate defining a fin structure for the device, forming a stress-inducing material having a first type of stress in the first trench, forming a second stress-inducing material in the second trench, the second stress-inducing material having a second stress that is a different than the first type of stress, and forming a gate structure around a portion of the fin structure. One device includes first and second spaced-apart trenches in a semiconducting substrate defining at least a portion of a fin for the device, a stress-inducing material having a first type of stress in the first trench, a second stress-inducing material in the second trench, the second stress-inducing material having a second stress that is a different type than the first stress, and a gate structure around a portion of the fin structure.Type: ApplicationFiled: February 11, 2013Publication date: August 14, 2014Applicant: GLOBALFOUNDRIES INC.Inventors: Daniel T. Pham, Werner Juengling, William J. Taylor, JR., Robert Miller
-
Patent number: 8728885Abstract: One method herein includes forming a plurality of spaced-apart trenches that extend at least partially into a semiconducting substrate, wherein the trenches define a fin structure comprised of first and second layers of semiconducting material, wherein the first layer of semiconducting material is selectively etchable relative to the substrate and the second layer of semiconducting material, forming a sacrificial gate structure above the fin, wherein the gate structure includes a gate insulation layer and a gate electrode, forming a sidewall spacer adjacent the gate structure, performing an etching process to remove the sacrificial gate structure, thereby defining a gate cavity, performing at least one selective etching process to selectively remove the first layer of semiconducting material relative to the second layer of semiconducting material within the gate cavity, thereby defining a space between the second semiconducting material and the substrate, and forming a final gate structure in the gate cavity.Type: GrantFiled: December 27, 2012Date of Patent: May 20, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Daniel T. Pham, Jody Fronheiser, William J. Taylor, Jr.
-
Patent number: 8664093Abstract: Disclosed herein are various methods of forming a silicon seed layer and layers of silicon and silicon-containing material therefrom. In one example, the method includes forming a layer of silicon dioxide above a structure, converting at least a portion of the layer of silicon dioxide into a silicon-salt layer and converting at least a portion of the silicon-salt layer to a layer of silicon.Type: GrantFiled: May 21, 2012Date of Patent: March 4, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Daniel T. Pham, William J. Taylor, Jr.
-
Publication number: 20130309846Abstract: Disclosed herein are various methods of forming a silicon seed layer and layers of silicon and silicon-containing material therefrom. In one example, the method includes forming a layer of silicon dioxide above a structure, converting at least a portion of the layer of silicon dioxide into a silicon-salt layer and converting at least a portion of the silicon-salt layer to a layer of silicon.Type: ApplicationFiled: May 21, 2012Publication date: November 21, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Daniel T. Pham, William J. Taylor, JR.
-
Publication number: 20130292805Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.Type: ApplicationFiled: May 2, 2012Publication date: November 7, 2013Applicant: GLOBALFOUNDRIES Inc.Inventors: Xiuyu CAI, Ruilong XIE, William J. TAYLOR, JR.
-
Patent number: 7910442Abstract: A method including partially etching a first portion of a first layer, wherein the first layer is a conductive layer, is provided. The method further includes removing at least a portion of a second layer. The method further includes completing etching of said first portion of the conductive layer so that said first portion of the conductive layer is removed. The method further includes completing formation of the semiconductor device.Type: GrantFiled: July 24, 2007Date of Patent: March 22, 2011Assignee: Freescale Semiconductor, Inc.Inventors: William J. Taylor, Jr., Cristiano Capasso, Srikanth B. Samavedam, James K. Schaeffer
-
Patent number: 7709331Abstract: A method of forming devices including forming a first region and a second region in a semiconductor substrate is provided. The method further includes forming a semiconductive material over the first region, wherein the semiconductive material has a different electrical property than the first semiconductor substrate, forming a first dielectric material over the first region, depositing a second dielectric material over the first dielectric material and over the second region, wherein the second dielectric material is different than the first dielectric material, and depositing a gate electrode material over the high dielectric constant material. In one embodiment, the semiconductive material is silicon germanium and the semiconductor substrate is silicon.Type: GrantFiled: September 7, 2007Date of Patent: May 4, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Gauri V. Karve, Srikanth B. Samavedam, William J. Taylor, Jr.
-
Patent number: 7666730Abstract: A method for forming a semiconductor structure includes forming a channel region layer over a semiconductor layer where the semiconductor layer includes a first and a second well region, forming a protection layer over the channel region layer, forming a first gate dielectric layer over the first well region, forming a first metal gate electrode layer over the first gate dielectric, removing the protection layer, forming a second gate dielectric layer over the channel region layer, forming a second metal gate electrode layer over the second gate dielectric layer, and forming a first gate stack including a portion of each of the first gate dielectric layer and the first metal gate electrode layer over the first well region and forming a second gate stack including a portion of each of the second gate dielectric layer and the second metal gate electrode layer over the channel region layer.Type: GrantFiled: June 29, 2007Date of Patent: February 23, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Gauri V. Karve, Cristiano Capasso, Srikanth B. Samavedam, James K. Schaeffer, William J. Taylor, Jr.
-
Publication number: 20090325106Abstract: A semiconductor fabrication method that includes forming a patterned mask (62, 72) by spin coating a developable hard mask layer (32) and a resist layer (42) over a semiconductor substrate (4). Subsequently, the resist layer (42) is exposed and developed to form a patterned resist layer (62), where the development step also removes the underlying hard mask layer (32), thereby forming a patterned mask (62, 72) which defines a void or printed feature to expose a region (97) over the semiconductor substrate which may be implanted, etched or otherwise processed.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Inventors: Willard E. Conley, Terry G. Sparks, William J. Taylor, JR.