Patents by Inventor Wing Chor Chan
Wing Chor Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150179631Abstract: Provided is a semiconductor device including a deep doped region of a first conductivity type, a well region of a second conductivity type, a base region of the first conductivity type, an insulated gate bipolar transistor (IGBT) and a metal oxide semiconductor (MOS). The well region is disposed in the deep doped region. The base region is disposed in the well region and is not connected to the deep doped region. The IGBT is disposed on the well region at the first side of the base region, and includes a first doped region of the second conductivity type disposed in the base region. The MOS is disposed on the well region and the deep well region at the second side of the base region, and includes a second doped region of the second conductivity type disposed in the base region.Type: ApplicationFiled: December 24, 2013Publication date: June 25, 2015Applicant: MACRONIX International Co., Ltd.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Jeng Gong
-
Publication number: 20150179754Abstract: A semiconductor structure includes a substrate, a first well having a first conductive type, a second well having a second conductive type, a body region, a first doped region, a second doped region, a third doped region and a field plate. The first and second wells are formed in the substrate. The body region is formed in the second well. The first and second doped regions are formed in the first well and the body region, respectively. The second and first doped regions have the same polarities, and the dopant concentration of the second doped region is higher than that of the first doped region. The third doped region is formed in the second well and located between the first and second doped regions. The third and first doped regions have reverse polarities. The field plate is formed on the surface region between the first and second doped regions.Type: ApplicationFiled: March 9, 2015Publication date: June 25, 2015Inventors: Chih-Ling Hung, Chien-Wen Chu, Hsin-Liang Chen, Wing-Chor Chan
-
Patent number: 9064955Abstract: A semiconductor device includes a source region, a drain region, and a drift region between the source and drain regions. A split gate is disposed over a portion of the drift region, and between the source and drain regions. The split gate includes first and second gate electrodes separated by a gate oxide layer. A self-aligned RESURF region is disposed within the drift region between the gate and the drain region. PI gate structures including an upper polysilicon layer are disposed near the drain region, such that the upper polysilicon layer can serve as a hard mask for the formation of the double RESURF structure, thereby allowing for self-alignment of the double RESURF structure.Type: GrantFiled: November 11, 2013Date of Patent: June 23, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chien-Wen Chu, Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9054026Abstract: A semiconductor structure comprising a substrate, an active device, a field oxide layer and a poly-silicon resistor is disclosed. The active device is formed in a surface area of the substrate. The active device has a first doped area, a second doped area and a third doped area. The second doped area is disposed on the first doped area. The first doped area is between the second and the third doped areas. The first doped area has a first type conductivity. The third doped area has a second type conductivity. The first and the second type conductivities are different. The field oxide layer is disposed on a part of the third doped area. The poly-silicon resistor is disposed on the field oxide layer and is electrically connected to the third doped area.Type: GrantFiled: April 25, 2014Date of Patent: June 9, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wing-Chor Chan, Li-Fan Chen
-
Patent number: 9041142Abstract: A semiconductor device and an operating method for the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a third doped region, a fourth doped region and a first gate structure. The first doped region has a first type conductivity. The second doped region has a second type conductivity opposite to the first type conductivity. The first doped region is surrounded by the second doped region. The third doped region has the first type conductivity. The fourth doped region has the second type conductivity. The first gate structure is on the second doped region. The third doped region and the fourth doped region are in the second doped region and the first doped region on opposing sides of the first gate structure respectively.Type: GrantFiled: December 11, 2012Date of Patent: May 26, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Jeng Gong
-
Publication number: 20150140764Abstract: A semiconductor device, in particular, an extended drain metal oxide semiconductor (ED-MOS) device, defined by a doped shallow drain implant in a drift region. For example, an extend drain n-channel metal oxide semiconductor (ED-NMOS) device is defined by an n doped shallow drain (NDD) implant in the drift region. The device is also characterized by conductive layer separated from a substrate in part by a thin oxide layer and in another part by a thick/thin oxide layer. A method of fabricating a semiconductor device, in particular an ED-NMOS device, having a doped shallow drain implant of a drift region is also provided. A method is also provided for fabricating conductive layer disposed in part across a thin oxide layer and in another part across a thick/thin oxide layer.Type: ApplicationFiled: January 20, 2015Publication date: May 21, 2015Inventors: Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9030855Abstract: A semiconductor device, a start-up circuit, and an operating method for the same are provided. The start-up circuit comprises a semiconductor unit, a first circuit, a second circuit, a voltage input terminal and a voltage output terminal. The first circuit is constituted by one diode or a plurality of diodes electrically connected to each other in series. The second circuit is constituted by one diode or a plurality of diodes electrically connected to each other in series. The semiconductor unit is coupled to a first node between the first circuit and the second circuit. The voltage input terminal is coupled to the semiconductor unit. The voltage output terminal is coupled to a second node between the semiconductor unit and the first circuit.Type: GrantFiled: July 14, 2011Date of Patent: May 12, 2015Assignee: Macronix International Co., Ltd.Inventors: Wing-Chor Chan, Chih-Min Hu, Li-Fan Chen
-
Patent number: 9029976Abstract: Provided is a semiconductor device which increases a concentration around an emitter by arranging a lightly doped region (HNMLDD). When the semiconductor device is operated in a forward bias, a maximum common-emitter current gain is obtained in a forward-active region, such that signals are amplified and an unnecessary noise is decreased at the same time. Further, the semiconductor device of the invention further includes a field plate disposed on a substrate between the emitter and a base or/and the collector and the base, and configured to change a potential distribution of junctions between each of doped regions and raise a breakdown voltage of the junctions.Type: GrantFiled: December 27, 2013Date of Patent: May 12, 2015Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Ling Hung, Hsin-Liang Chen, Wing-Chor Chan
-
Patent number: 9029952Abstract: A semiconductor structure includes a substrate, a first well having a first conductive type, a second well having a second conductive type, a body region, a first doped region, a second doped region, a third doped region and a field plate. The first and second wells are formed in the substrate. The body region is formed in the second well. The first and second doped regions are formed in the first well and the body region, respectively. The second and first doped regions have the same polarities, and the dopant concentration of the second doped region is higher than that of the first doped region. The third doped region is formed in the second well and located between the first and second doped regions. The third and first doped regions have reverse polarities. The field plate is formed on the surface region between the first and second doped regions.Type: GrantFiled: April 19, 2012Date of Patent: May 12, 2015Assignee: Macronix International Co., Ltd.Inventors: Chih-Ling Hung, Chien-Wen Chu, Hsin-Liang Chen, Wing-Chor Chan
-
Patent number: 9029950Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises a substrate, a first source/drain region, a second source/drain region, a first stack structure and a second stack structure. The first source/drain region is formed in the substrate. The second source/drain region is formed in the substrate. The first stack structure is on the substrate between the first source/drain region and the second source/drain region. The first stack structure comprises a first dielectric layer and a first conductive layer on the first dielectric layer. The second stack structure is on the first stack structure. The second stack structure comprises a second dielectric layer and a second conductive layer on the second dielectric layer.Type: GrantFiled: March 20, 2012Date of Patent: May 12, 2015Assignee: Macronix International Co., Ltd.Inventors: Chien-Wen Chu, Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9024365Abstract: A high voltage junction field effect transistor and a manufacturing method thereof are provided. The high voltage junction field effect transistor includes a base, a drain, a source and a P type top layer. The drain and the source are disposed above the base. A channel is formed between the source and the drain. The P type top layer is disposed above the channel.Type: GrantFiled: September 10, 2012Date of Patent: May 5, 2015Assignee: Macronix International Co., Ltd.Inventors: Li-Fan Chen, Wing-Chor Chan, Jeng Gong
-
Patent number: 8969962Abstract: A semiconductor device, in particular, an extended drain metal oxide semiconductor (ED-MOS) device, defined by a doped shallow drain implant in a drift region. For example, an extend drain n-channel metal oxide semiconductor (ED-NMOS) device is defined by an n doped shallow drain (NDD) implant in the drift region. The device is also characterized by conductive layer separated from a substrate in part by a thin oxide layer and in another part by a thick/thin oxide layer. A method of fabricating a semiconductor device, in particular an ED-NMOS device, having a doped shallow drain implant of a drift region is also provided. A method is also provided for fabricating conductive layer disposed in part across a thin oxide layer and in another part across a thick/thin oxide layer.Type: GrantFiled: August 26, 2013Date of Patent: March 3, 2015Assignee: Macronix International Co., Ltd.Inventors: Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 8963238Abstract: A metal-oxide-semiconductor (MOS) device is disclosed. The MOS device includes a substrate of a first impurity type, a diffused region of a second impurity type in the substrate, a patterned first dielectric layer including a first dielectric portion over the diffused region, a patterned first conductive layer on the patterned first dielectric layer, the patterned first conductive layer including a first conductive portion on the first dielectric portion, a patterned second dielectric layer including a second dielectric portion that extends on a first portion of an upper surface of the first conductive portion and along a sidewall of the first conductive portion to the substrate; and a patterned second conductive layer on the patterned second dielectric layer, the patterned second conductive layer including a second conductive portion on the second dielectric portion.Type: GrantFiled: February 26, 2014Date of Patent: February 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Wing Chor Chan, Chih-Min Hu, Shyi-Yuan Wu, Jeng Gong
-
Publication number: 20150048451Abstract: A semiconductor device and a manufacturing method for the same are provided. The semiconductor substrate includes a gate structure, a first doped contact region, a second doped contact region and a well doped region. The gate structure is on the semiconductor substrate, and has a first gate sidewall and a second gate sidewall opposite to the first gate sidewall. The first doped contact region has a first type conductivity and is formed in the semiconductor substrate on the first gate sidewall of the gate structure. The second doped contact region has the first type conductivity and is formed in the semiconductor substrate on the second gate sidewall of the gate structure. The well doped region has the first type conductivity and is under the first doped contact region.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Wing-Chor Chan
-
Publication number: 20150048415Abstract: A semiconductor device and a manufacturing method of the same are provided. The semiconductor device includes a substrate, a first doping region, a first well, a resistor element, and a first, a second, and a third heavily doping regions. The first well and the third heavily doping region are disposed in the first doping region, which is disposed on the substrate. The first heavily doping region and the second heavily doping region, which are separated from each other, are disposed in the first well. The second and the third heavily doping regions are electrically connected via the resistor element. Each of the substrate, the first well, and the second heavily doping region has a first type doping. Each of the first doping region, the first heavily doping region, and the third heavily doping region has a second type doping, complementary to the first type doping.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Ling Hung, Hsin-Liang Chen, Wing-Chor Chan
-
Patent number: 8952744Abstract: A semiconductor device and an operating method for the same are provided. The semiconductor device includes a first doped region, a second doped region, a first doped contact, a second doped contact, a first doped layer, a third doped contact and a first gate structure. The first doped contact and the second doped contact are on the first doped region. The first doped contact and the second doped contact has a first PN junction therebetween. The first doped layer is under the first or second doped contact. The first doped layer and the first or second doped contact has a second PN junction therebetween. The second PN junction is adjoined with the first PN junction.Type: GrantFiled: July 31, 2013Date of Patent: February 10, 2015Assignee: Macronix International Co., Ltd.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Jeng Gong
-
Publication number: 20150035587Abstract: A semiconductor device and an operating method for the same are provided. The semiconductor device includes a first doped region, a second doped region, a first doped contact, a second doped contact, a first doped layer, a third doped contact and a first gate structure. The first doped contact and the second doped contact are on the first doped region. The first doped contact and the second doped contact has a first PN junction therebetween. The first doped layer is under the first or second doped contact. The first doped layer and the first or second doped contact has a second PN junction therebetween. The second PN junction is adjoined with the first PN junction.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Jeng Gong
-
Patent number: 8921933Abstract: A semiconductor structure and a method for operating the same are provided. The semiconductor structure includes a substrate, a first doped region, a second doped region, a third doped region, a first trench structure and a second gate structure. The first doped region is in the substrate. The first doped region has a first conductivity type. The second doped region is in the first doped region. The second doped region has a second conductivity type opposite to the first conductivity type. The third doped region having the first conductivity type is in the second doped region. The first trench structure has a first gate structure. The first gate structure and the second gate structure are respectively on different sides of the second doped region.Type: GrantFiled: May 19, 2011Date of Patent: December 30, 2014Assignee: Macronix International Co., Ltd.Inventors: Shyi-Yuan Wu, Wing-Chor Chan, Shih-Chin Lien, Cheng-Chi Lin
-
Publication number: 20140332886Abstract: A semiconductor device, in particular, an extended drain metal oxide semiconductor (ED-MOS) device, defined by a doped shallow drain implant in a drift region. For example, an extend drain n-channel metal oxide semiconductor (ED-NMOS) device is defined by an n doped shallow drain (NDD) implant in the drift region. The device is also characterized by conductive layer separated from a substrate in part by a thin oxide layer and in another part by a thick/thin oxide layer. A method of fabricating a semiconductor device, in particular an ED-NMOS device, having a doped shallow drain implant of a drift region is also provided. A method is also provided for fabricating conductive layer disposed in part across a thin oxide layer and in another part across a thick/thin oxide layer.Type: ApplicationFiled: August 26, 2013Publication date: November 13, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 8878241Abstract: A semiconductor structure and manufacturing method for the same, and an ESD circuit are provided. The semiconductor structure comprises a first doped region, a second doped region, a third doped region and a resistor. The first doped region has a first type conductivity. The second doped region has a second type conductivity opposite to the first type conductivity. The third doped region has the first type conductivity. The first doped region and the third doped region are separated by the second doped region. The resistor is coupled between the second doped region and the third doped region. An anode is coupled to the first doped region. A cathode is coupled to the third doped region.Type: GrantFiled: December 18, 2013Date of Patent: November 4, 2014Assignee: Macronix International Co., Ltd.Inventors: Hsin-Liang Chen, Wing-Chor Chan, Shyi-Yuan Wu