Patents by Inventor Woo Yung Jung
Woo Yung Jung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9379133Abstract: A method of manufacturing a semiconductor device includes forming stepped stack structures each including conductive patterns stacked in a shape of steps while exposing respective ends thereof and surrounding channel layers, the stepped stack structures being separated from one another by slits, forming first and second contact plugs connected to the ends of the conductive patterns to extend along an extending direction of the channel layers, and simultaneously forming, using a spacer patterning technology (SPT), bit lines connected to one or more of the channel layers and extending along a first direction, first connecting lines extending along a second direction intersecting the first direction, and contact pads extending from the first connecting lines to be connected to the first contact plugs.Type: GrantFiled: September 10, 2015Date of Patent: June 28, 2016Assignee: SK Hynix Inc.Inventor: Woo Yung Jung
-
Publication number: 20150371993Abstract: A semiconductor device includes a stacked structure including conductive layers and insulating layers stacked alternately with each other, first semiconductor patterns passing through the stacked structure and arranged in a first direction, second semiconductor patterns passing through the stacked structure and arranged in the first direction, wherein the second semiconductor patterns are adjacent to the first semiconductor patterns in a second direction crossing the first direction, air gaps located between the first semiconductor patterns and the second semiconductor patterns and extending in the first direction, and at least one blocking pattern passing through the stacked structure and filling portions of the air gaps.Type: ApplicationFiled: November 3, 2014Publication date: December 24, 2015Inventor: Woo Yung JUNG
-
Publication number: 20140103547Abstract: An alignment key of a semiconductor device includes: a material layer formed at a scribe region of a semiconductor substrate, a first dummy hole and a second dummy hole passing through the material layers, a first channel insulation layer formed inside the first dummy hole, a second channel insulation layer formed inside the second dummy hole, a first capping layer formed on a side wall of an upper portion of the first dummy hole and an upper portion of the first channel insulation layer, and a second capping layer formed on a side wall of an upper portion of the second dummy hole and an upper portion of the channel insulation layer, having a height of a lower surface portion greater than that of a lower surface portion of the first capping layer.Type: ApplicationFiled: December 18, 2012Publication date: April 17, 2014Applicant: SK HYNIX INC.Inventors: Woo Yung JUNG, Yong Hyun LIM, Jung A. YOO
-
Patent number: 8698223Abstract: A semiconductor device includes contact structures and conductive wires formed over the contact structures and coupled to the respective contact structures. Part of each of the conductive wires crosses the contact structure.Type: GrantFiled: December 13, 2011Date of Patent: April 15, 2014Assignee: SK Hynix Inc.Inventor: Woo Yung Jung
-
Patent number: 8647521Abstract: The present invention relates to a method of forming micro patterns of a semiconductor device. In the method according to an aspect of the present invention, first etch mask patterns having a second pitch, which is twice larger than a first pitch of target patterns, are formed in a column direction over a semiconductor substrate. An auxiliary film is formed over the semiconductor substrate including a surface of the first etch mask patterns. An etch mask film is formed over the semiconductor substrate including the auxiliary film. An etch process is performed in order to form second etch mask patterns having the second pitch in such a manner that the etch mask film, the auxiliary film, and the first etch mask patterns are isolated from one another in a row direction and the etch mask film remains between the first etch mask patterns. The auxiliary film between the first and second etch mask patterns is removed.Type: GrantFiled: June 5, 2008Date of Patent: February 11, 2014Assignee: SK hynix Inc.Inventor: Woo Yung Jung
-
Patent number: 8318408Abstract: In a method of forming patterns of a semiconductor device, a semiconductor substrate defining photoresist patterns formed over a target etch layer is provided. An auxiliary layer is formed over the semiconductor substrate and the photoresist patterns. The auxiliary layer formed on a surface of the photoresist patterns is denatured into first auxiliary patterns. A photoresist film is formed over the semiconductor substrate, the first auxiliary patterns, and the auxiliary layer. The auxiliary layer formed below the photoresist film is denatured into a second auxiliary pattern. Here, the auxiliary layer remains only between the photoresist patterns. Etch mask patterns, including the photoresist patterns and the auxiliary layer, are formed by removing the photoresist film and the first and second auxiliary patterns.Type: GrantFiled: June 30, 2009Date of Patent: November 27, 2012Assignee: Hynix Semiconductor Inc.Inventors: Woo Yung Jung, Guee Hwang Sim
-
Publication number: 20120146110Abstract: A semiconductor device includes contact structures and conductive wires formed over the contact structures and coupled to the respective contact structures. Part of each of the conductive wires crosses the contact structure.Type: ApplicationFiled: December 13, 2011Publication date: June 14, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Woo Yung Jung
-
Patent number: 8133818Abstract: In a method of forming a hard mask pattern in a semiconductor device, only processes for forming patterns having a row directional line shape and a column directional line shape on a plane are performed so that the hard mask patterns can be formed to define densely disposed active regions. A pitch of the hard mask patterns is less than a resolution limit of an exposure apparatus.Type: GrantFiled: June 4, 2008Date of Patent: March 13, 2012Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 8110340Abstract: A pattern for a gate line is formed using a first photoresist pattern and a first BARC layer. A pad and patterns for a select line, which has a width that is larger than that of the gate line, are formed using a second photoresist pattern and a second BARC layer. The gate line, the pad and the select line can be formed at a same time.Type: GrantFiled: June 3, 2008Date of Patent: February 7, 2012Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 7981803Abstract: The present invention relates to a method of forming a micro pattern of a semiconductor device. In the method according to an aspect of the present invention, an etch target layer, a first hard mask layer, and insulating patterns of a lonzenge are formed over a semiconductor substrate. A first auxiliary pattern is formed on the first hard mask layer including the insulating patterns, wherein a contact hole having the same shape as that of the insulating pattern is formed at the center of four adjacent insulating patterns, which form a quadrilateral. A second auxiliary pattern is formed by etching the first auxiliary pattern so that a top surface of the insulating patterns is exposed. The exposed insulating patterns are removed. A first hard mask pattern is formed by etching the first hard mask layer using an etch process employing the second auxiliary pattern as an etch mask. The etch target layer is etched using the first hard mask pattern.Type: GrantFiled: December 28, 2007Date of Patent: July 19, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 7955985Abstract: A method for fabricating a semiconductor device includes forming a target etch layer over a substrate, a first auxiliary layer over the target etch layer, an isolation layer over the first auxiliary layer, and a second auxiliary layer over the isolation layer. A first exposure process is performed, where the first auxiliary layer is in focus and the second auxiliary layer is out of focus. A second exposure process is performed, where the second auxiliary layer in focus and the first auxiliary layer is out of focus. The second auxiliary layer is developed to form first mask patterns. The isolation layer and the first auxiliary layer are etched by using the first mask patterns to form second mask patterns. The second mask patterns are developed to form third mask patterns that are used to facilitate subsequent etching of the target etch layer.Type: GrantFiled: January 18, 2008Date of Patent: June 7, 2011Assignee: Hynix Semiconductor Inc.Inventors: Woo Yung Jung, Yong Chul Shin
-
Patent number: 7943053Abstract: A method of forming a micro pattern in a semiconductor device includes forming an etching object layer and a hard mask layer on a semiconductor substrate. Cross-shaped first auxiliary patterns are formed on the hard mask layer. An insulating layer is formed on the hard mask layer including the first auxiliary pattern. A second auxiliary pattern is formed on the insulating layer between the first auxiliary patterns. An etching process is performed such that the insulating layer remains only on a lower portion of the second auxiliary pattern. The hard mask is etched through an etching process using the first and second auxiliary patterns as an etching mask to form a hard mask pattern. The etching object layer is etched using the hard mask pattern as an etching mask.Type: GrantFiled: January 25, 2008Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo-Yung Jung
-
Patent number: 7943498Abstract: A method of forming a micro pattern in a semiconductor device includes: forming an target layer, a hard mask layer and first sacrificial patterns over a semiconductor substrate on which a cell gate region, a selective transistor region and a periphery circuit region are defined; forming an insulating layer and a second sacrificial layer on the hard mask layer and the first sacrificial patterns; removing the insulating layer and the second sacrificial layer formed in the selective transistor region and the periphery circuit region; performing the first etch process so as to allow the second sacrificial layer formed in the cell gate region to remain on the insulating layer between the first sacrificial patterns for forming second sacrificial patterns; removing the insulating layer placed on the first sacrificial patterns and between the first and second sacrificial patterns in the cell gate region; etching the hard mask layer using the second etch process utilizing the first and second sacrificial patterns as tType: GrantFiled: July 20, 2009Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 7892981Abstract: A method of forming a micro pattern of a semiconductor device includes forming an etch target layer, a hard mask layer, a Bottom Anti-Reflective Coating (BARC) layer and a first photoresist pattern over a semiconductor substrate. An organic layer is formed on a surface of the first photoresist pattern. A second photoresist layer is formed over the BARC layer and the organic layer. An etch process is performed so that the second photoresist layer remains on the BARC layer between the first photoresist patterns and becomes a second photoresist pattern. The organic layer on the first photoresist pattern and between the first and second photoresist patterns is removed. The BARC layer formed below the organic layer is removed. The hard mask layer is etched using the first and second photoresist patterns as an etch mask. The etch target layer is etched using a hard mask pattern as an etch mask.Type: GrantFiled: December 3, 2007Date of Patent: February 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo-Yung Jung
-
Patent number: 7892977Abstract: In a method for forming hard mask patterns of a semiconductor device first hard mask patterns are formed on a semiconductor substrate. Second hard mask patterns are formed and include first patterns which are substantially perpendicular to the first hard mask patterns and second patterns which are positioned between the first hard mask patterns. Third hard mask patterns are formed between the first patterns.Type: GrantFiled: March 24, 2008Date of Patent: February 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 7879729Abstract: In a method of forming micro patterns of a semiconductor device, first etch mask patterns are formed over a semiconductor substrate. An auxiliary film is formed over the semiconductor substrate including a surface of the first etch mask patterns. Second etch mask patterns are formed between the auxiliary films formed on sidewalls of the first etch mask patterns. The first etch mask patterns and the second etch mask patterns are formed using the same material. The auxiliary films between the first and second etch mask patterns are removed. Accordingly, more micro patterns can be formed than allowed by the resolution limit of an exposure apparatus while preventing misalignment.Type: GrantFiled: March 25, 2008Date of Patent: February 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Woo Yung Jung
-
Patent number: 7851135Abstract: The present invention relates to a method of forming an etching mask pattern from developed negative and positive photoresist layers. According to the present invention, a negative photoresist layer is formed over a substrate. Some regions of the negative photoresist layer are exposed, thereby generating hydrogen ions within the exposed negative photoresist regions. The negative photoresist layer is developed so that the exposed negative photoresist regions remain. A positive photoresist layer is formed over the substrate including the remaining negative photoresist regions. The substrate is baked so that hydrogen ions within the remaining negative photoresist regions are diffused into the positive photoresist layer at boundary portions adjacent to the remaining negative photoresist regions. The positive photoresist layer is developed to remove the positive photoresist portions into which the hydrogen ions are diffused.Type: GrantFiled: November 30, 2007Date of Patent: December 14, 2010Assignee: Hynix Semiconductor Inc.Inventors: Woo Yung Jung, Guee Hwang Sim
-
Patent number: 7807565Abstract: A method for forming a semiconductor device includes forming drain contact holes in a first interlayer insulating layer provided over a semiconductor substrate. First metal material is formed over the first interlayer insulating layer and fills the drain contact holes. A first metal layer formed by patterning the first metal material includes first lines and landing pads. Trenches formed in a second interlayer insulating layer formed over the patterned first metal material expose the landing pads. A second metal layer is formed by providing second metal material over the second interlayer insulating layer and filling the trenches. The second metal layer includes second lines within the trenches that contact the landing pads. The first and second metal layers define a first metal level of the semiconductor device. The first lines define odd-number lines of the first metal level, and the second lines define even-number lines of the first metal level.Type: GrantFiled: May 22, 2006Date of Patent: October 5, 2010Assignee: Hynix Semiconductor Inc.Inventors: Woo Yung Jung, Tae Kyung Kim, Eun Soo Kim
-
Patent number: 7696076Abstract: The present invention relates to a method of fabricating a flash memory device. In a method according to an aspect of the present invention, a first hard mask film is formed over a semiconductor laminate. A plurality of first hard mask patterns are formed by etching an insulating layer for a hard mask. Spacers are formed on top surfaces and sidewalls of the plurality of first hard mask patterns. A second hard mask film is formed over a total surface including the spacers. Second hard mask patterns are formed in spaces between the spacers by performing an etch process so that a top surface of the spacers is exposed. The spacers are removed. Accordingly, gate patterns can be formed by employing hard mask patterns having a pitch of exposure equipment resolutions or less.Type: GrantFiled: December 12, 2007Date of Patent: April 13, 2010Assignee: Hynix Semiconductor Inc.Inventors: Woo Yung Jung, Choi Dong Kim, Sang Min Kim
-
Patent number: 7687403Abstract: A method of manufacturing a flash memory device includes providing a substrate having an insulating layer, a first mask layer over the insulating layer, a second mask layer over the first mask layer, a first photoresist pattern over the second mask layer, the first photoresist pattern having a first pitch. A material layer is provided over the first photoresist pattern. The material layer is etched to convert the material layer into a material layer pattern having a second pitch that is less than the first pitch. The second hard mask layer is etched using the material layer pattern to form a second hard mask layer pattern that extends along a first direction. A second photoresist pattern is etched, the second photoresist pattern defining a first region that is not exposed and a second region that is exposed, the second region extending along a second direction that is orthogonal to the first direction.Type: GrantFiled: June 29, 2007Date of Patent: March 30, 2010Assignee: Hynix SemiconductorInventors: Guee Hwang Sim, Woo Yung Jung