Patents by Inventor XiangNan Zhao
XiangNan Zhao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11947045Abstract: A controlling method for an electronic device includes: determining an orientation of a laser projector; projecting a laser in a first mode by the laser projector when the laser projector is oriented toward a first side where the display screen is located; and projecting a laser in a second mode by the laser projector when the laser projector is oriented toward a second side opposite to the display screen, and the laser projected in the second mode has a greater energy than that of the laser projected in the first mode.Type: GrantFiled: November 29, 2021Date of Patent: April 2, 2024Assignee: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., LTD.Inventors: Xueyong Zhang, Xiangnan Lyu, Bin Zhao
-
Publication number: 20240096428Abstract: A memory device includes a first deck including a first set of word lines, a second deck including a second set of word lines, and a controller. The controller is configured to apply a program voltage to a first word line of the first set of word lines, apply a first pass voltage to a second word line of the second set of word lines while applying the program voltage to the first word line, and apply a second pass voltage to a third word line of the first set of word lines while applying the program voltage to the first word line. The third word line is between the first word line and the second word line. The second pass voltage is greater than the first pass voltage.Type: ApplicationFiled: November 24, 2023Publication date: March 21, 2024Inventors: Yali SONG, XiangNan Zhao, Ying Cui
-
Publication number: 20240062837Abstract: A method for operating a memory device is disclosed. The memory device includes a first word line, a second word line, a first dummy word line, and a second dummy word line. The first dummy word line and the second dummy word line are between the first word line and the second word line. A first pass voltage is applied to the first dummy word line in a program operation. A second pass voltage is applied to the second dummy word line in the program operation. The first pass voltage is different from the second pass voltage.Type: ApplicationFiled: October 31, 2023Publication date: February 22, 2024Inventors: Yali Song, Jianquan Ji, Kaikai You, An Zhang, XiangNan Zhao, Ying Cui, Shan Li, Kaiwei Li, Lei Jin, Xueqing Huang, Meng Lou, Jinlong Zhang
-
Patent number: 11901023Abstract: In a method for reading a memory device including a first memory cell string, in a pre-verify stage, a first verify voltage is applied on a gate terminal of a selected memory cell of the first memory cell string, where the selected memory cell is programmed and arranged between a first adjacent memory cell and a second adjacent memory cell. A first bias voltage is applied on a gate terminal of at least one memory cell of the first memory cell string that is not programmed. In a verify stage, a second verify voltage is applied on the gate terminal of the selected memory cell of the first memory cell string. A second bias voltage is applied on the gate terminal of the at least one memory cell of the first memory cell string that is not programmed, where the second bias voltage is smaller than the first bias voltage.Type: GrantFiled: September 15, 2022Date of Patent: February 13, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Changhyun Lee, Xiangnan Zhao, Haibo Li
-
Patent number: 11875862Abstract: A memory device may include a first set of word lines in a first zone and a second set of word lines in a second zone. When programming memory cells coupled to a first target word line of the first set of word lines, a first pass voltage may be applied to at least one word line of the first set of word lines. When programming memory cells coupled to a second target word line of the second set of word lines, a second pass voltage may be applied to at least one word line of the second set of word lines. The at least one word line of the first set of word lines and the at least one word line of the second set of word lines have been programmed. The second pass voltage may be higher than the first pass voltage.Type: GrantFiled: January 6, 2023Date of Patent: January 16, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Patent number: 11864379Abstract: The present disclosure relates to a three-dimensional memory (3D) and a control method thereof. The 3D memory includes a first deck and a second deck which are stacked in a vertical direction of a substrate. The first deck and the second deck each includes a plurality of memory string. Each memory string includes a plurality of memory cells. The plurality of memory cells includes a first portion and a second portion. A diameter of channel structure corresponding to the first portion of memory cells is smaller than that of channel structure corresponding to the second portion of memory cells. The method includes performing a read operation for selected memory cells that are in at least one of the first deck or the second deck; and applying a pass voltage to non-selected memory cells other than the selected memory cells in the first deck and the second deck. A first pass voltage is lower than a second pass voltage.Type: GrantFiled: January 4, 2022Date of Patent: January 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Xuezhun Xie, Yali Song, Lei Jin, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia
-
Patent number: 11848058Abstract: A method for operating a memory is disclosed. The memory includes a first group of word lines, a second group of word lines, a first dummy word line, and a second dummy word line. The first dummy word line and the second dummy word line are between the first group of word lines and the second group of word lines. A first pass voltage is applied to the first dummy word line and applying a second pass voltage to the second dummy word line. A program voltage is applied to a selected word line, wherein a condition is met: a first voltage difference between the first pass voltage and a first threshold voltage of a first dummy cell corresponding to the first dummy word line is different from a second voltage difference between the second pass voltage and a second threshold voltage of a second dummy cell corresponding to the second dummy word line.Type: GrantFiled: March 7, 2023Date of Patent: December 19, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, Jianquan Jia, Kaikai You, An Zhang, Xiangnan Zhao, Ying Cui, Shan Li, Kaiwei Li, Lei Jin, Xueqing Huang, Meng Lou, Jinlong Zhang
-
Publication number: 20230386587Abstract: A memory device, a memory system, and a program operation method are disclosed. In one example, at an ith programming loop, in response to determining that index i is greater than or equal to a first preset value and less than an initial verification loop number corresponding to a target state of memory cells in the memory device, an ith programming inhibition operation may be performed on the memory cells of the target state. Index i may be a positive integer, and the initial verification loop number may indicate a programming loop number that starts a verification operation corresponding to the target state of the memory cells.Type: ApplicationFiled: February 23, 2023Publication date: November 30, 2023Inventors: Yali Song, Xiangnan Zhao, Ying Cui
-
Publication number: 20230326536Abstract: A three-dimensional (3D) memory device includes a first set of word lines coupled to first memory cells, a second set of word lines coupled to second memory cells, an interface dummy word line between the first and send sets of word lines, and a peripheral circuit coupled to the first and send memory cells. The peripheral circuit is configured to apply a first voltage to the interface dummy word line in a first pre-charge period when programming a first selected memory cell in the first memory cells, and apply a second voltage lower than the first voltage to the interface dummy word line in a second pre-charge period when programming a second selected memory cell in the second memory cells. Programing the first selected memory cell is earlier than the second selected memory cell.Type: ApplicationFiled: May 31, 2023Publication date: October 12, 2023Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia, Kaikai You
-
Patent number: 11721403Abstract: When programming and verifying a memory device which includes a plurality of memory cells and a plurality of word lines, a first coarse programming is first performed on a first memory cell among the plurality of memory cells which is controlled by a first word line among the plurality of word lines, and then a second coarse programming is performed on a second memory cell among the plurality of memory cells which is controlled by a second word line among the plurality of word lines. Next, a first coarse verify current is used for determining whether the first memory cell passes a coarse verification and a second coarse verify current is used for determining whether the second memory cell passes a second coarse verification, wherein the second coarse verify current is smaller than the first coarse verify current.Type: GrantFiled: February 1, 2021Date of Patent: August 8, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: XiangNan Zhao, Yali Song, An Zhang, Hongtao Liu, Lei Jin
-
Publication number: 20230238067Abstract: When programming and verifying a memory device which includes a plurality of memory cells and a plurality of word lines, a first coarse programming is first performed on a first memory cell among the plurality of memory cells which is controlled by a first word line among the plurality of word lines, and then a second coarse programming is performed on a second memory cell among the plurality of memory cells which is controlled by a second word line among the plurality of word lines. Next, a first coarse verify current is used for determining whether the first memory cell passes a coarse verification and a second coarse verify current is used for determining whether the second memory cell passes a second coarse verification, wherein the second coarse verify current is smaller than the first coarse verify current.Type: ApplicationFiled: March 23, 2023Publication date: July 27, 2023Inventors: XiangNan Zhao, Yali Song, An Zhang, Hongtao Liu, Lei Jin
-
Patent number: 11710529Abstract: A 3D memory device may include a first set of memory layers, a second set of memory layers above the first set of memory layers, and a first dummy memory layer between the first and second memory layers. The 3D memory device may include a plurality of NAND memory strings each extending through the first and second set of memory layers and the first dummy memory layer. The 3D memory device may include a word line (WL) driving circuit that, when programming one of the first set of memory layers, may be configured to apply a second pre-charge voltage to the first dummy memory layer during the pre-charge period. The second pre-charge voltage may overlap with the first pre-charge voltage and ramp down prior to the first pre-charge voltage.Type: GrantFiled: July 22, 2022Date of Patent: July 25, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia, Kaikai You
-
Publication number: 20230207027Abstract: A method for operating a memory is disclosed. The memory includes a first group of word lines, a second group of word lines, a first dummy word line, and a second dummy word line. The first dummy word line and the second dummy word line are between the first group of word lines and the second group of word lines. A first pass voltage is applied to the first dummy word line and applying a second pass voltage to the second dummy word line. A program voltage is applied to a selected word line, wherein a condition is met: a first voltage difference between the first pass voltage and a first threshold voltage of a first dummy cell corresponding to the first dummy word line is different from a second voltage difference between the second pass voltage and a second threshold voltage of a second dummy cell corresponding to the second dummy word line.Type: ApplicationFiled: March 7, 2023Publication date: June 29, 2023Inventors: Yali Song, Jianquan Jia, Kaikai You, An Zhang, XiangNan Zhao, Ying Cui, Shan Li, Kaiwei Li, Lei Jin, Xueqing Huang, Meng Lou, Jinlong Zhang
-
Publication number: 20230176748Abstract: A memory device includes a memory cell array and peripheral circuits. The memory cell array may include one or more first memory cells configured to store first type data, and one or more second memory cells configured to store second type data. The peripheral circuits may be coupled to the memory cell array and configured to perform a first program operation on the one or more first memory cells, perform the first program operation on the one or more second memory cells, and perform a second program operation on the one or more first memory cells. A first storage time corresponding to the first type data is longer than a second storage time corresponding to the second type data.Type: ApplicationFiled: September 9, 2022Publication date: June 8, 2023Inventors: Xiangnan Zhao, Hongtao Liu
-
Publication number: 20230178160Abstract: Upon determining that a first read operation on one memory cell of a plurality of memory cells has failed, a second read operation on the memory cell is started. In the second read operation, a second pass voltage is applied to first unselected word lines, and a first pass voltage is applied to second unselected word lines. The first unselected word lines include one or more word lines adjacent to a selected word line, and the second unselected word lines include remaining unselected word lines. The selected word line corresponds to the memory cell to be read. The first pass voltage includes a voltage applied to the first unselected word lines in the first read operation. The second pass voltage is higher than the first pass voltage.Type: ApplicationFiled: July 22, 2022Publication date: June 8, 2023Inventors: Hongtao Liu, Lei Jin, Xiangnan Zhao, Ying Huang, Lei Guan, Yuanyuan Min
-
Patent number: 11670373Abstract: A three-dimensional (3D) memory device may include a first set of memory layers, a second set of memory layers above the first set of memory layers, and a first dummy memory layer between the first and second sets of memory layers. The 3D memory device may further include a peripheral circuit that includes a word line (WL) driving circuit configured to when programming a first memory layer of the first set of memory layers, apply a first pre-charge voltage to the first dummy memory layer during a pre-charge period associated with the first memory layer, and when programming a second memory layer of the first set of memory layers located above the first memory layer, apply a second pre-charge voltage to the first dummy memory layer during a pre-charge period associated with the second memory layer. The first pre-charge voltage may be larger than the second pre-charge voltage.Type: GrantFiled: February 26, 2021Date of Patent: June 6, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Kaikai You
-
Publication number: 20230120129Abstract: A three-dimensional (3D) memory device and method for reading the same are provided. The device includes memory cell strings each including multiple memory cells. In each memory cell string, a topmost memory cell is connected to a top selection gate connected to a bit line, and a bottommost memory cell is connected to a bottom selection gate. The method includes sequentially programming multiple memory cells in a memory cell string according to a programming sequence; in reading a memory cell, applying a corresponding bit line voltage to the memory cell string according to the programming sequence of the memory cell.Type: ApplicationFiled: December 15, 2022Publication date: April 20, 2023Inventors: Ting Cheng, Hongtao Liu, Lei Jin, Xiangnan Zhao, Xuezhun Xie, Shiyu Xia
-
Patent number: 11626170Abstract: A memory includes an upper deck and a lower deck. The upper deck includes a first upper dummy word line. The lower deck includes a first lower dummy word line. A method for reducing program disturbance of the memory includes adjusting a first upper bias voltage applied to the first upper dummy word line and/or a first upper threshold voltage of the first upper dummy word line to adjust a first difference between the first upper bias voltage and the first upper threshold voltage; and adjusting a first lower bias voltage applied to the first lower dummy word line and/or a first lower threshold voltage of the first lower dummy word line to adjust a second difference between the first lower bias voltage and the first lower threshold voltage.Type: GrantFiled: February 26, 2021Date of Patent: April 11, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, Jianquan Jia, Kaikai You, An Zhang, XiangNan Zhao, Ying Cui, Shan Li, Kaiwei Li, Lei Jin, Xueqing Huang, Meng Lou, Jinlong Zhang
-
Patent number: 11594288Abstract: A memory includes a first deck including a first set of word lines, a second deck above the first deck and including a second set of word lines, and a controller. The controller is configured to apply a program voltage to a first target word line of the first set of word lines in the first deck, and apply a first pass voltage to at least one of the first set of word lines that is below the first target word line when applying the program voltage to the first target word line. The controller is also configured to apply the program voltage to a second target word line of the second set of word lines in the second deck, and apply a second pass voltage to at least one of the second set of word lines that is below the second target word line when applying the program voltage to the second target word line. The second pass voltage is greater than the first pass voltage.Type: GrantFiled: October 11, 2021Date of Patent: February 28, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Patent number: 11568941Abstract: A memory includes a first portion, a second portion and a controller. The first portion includes a first word line to a kth word line. The second portion is formed above the first portion and includes a (k+1)th word line to an mth word line. When an xth word line is used to perform a program operation, the controller is used to apply a first voltage to the first word line to an (x?2)th word line, a second voltage to an (x?1)th word line, and a third voltage to an (x+1)th word line. x, k and m are positive integers.Type: GrantFiled: September 10, 2021Date of Patent: January 31, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Yali Song, XiangNan Zhao, Ying Cui