Patents by Inventor Yali SONG
Yali SONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11430811Abstract: A memory device includes a stack of alternating word line layers and insulating layers over a substrate. The word line layers includes a bottom select gate (BSG) positioned over the substrate. The memory device includes first dielectric trenches that are formed in the BSG of the word line layers and extend in the length direction of the substrate to separate the BSG into a plurality of sub-BSGs. The memory device also includes a first common source region (CSR) that is formed over the substrate and extends in the length direction of the substrate. The first CRS further extends through the word line layers and the insulating layers in a height direction of the substrate, where the first CSR is arranged between two adjacent first dielectric trenches of the first dielectric trenches.Type: GrantFiled: January 21, 2021Date of Patent: August 30, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Yali Song, Li Hong Xiao, Ming Wang
-
Patent number: 11423995Abstract: A 3D memory device may include a first set of memory layers, a second set of memory layers above the first set of memory layers, and a first dummy memory layer between the first and second memory layers. The 3D memory device may include a plurality of NAND memory strings each extending through the first and second set of memory layers and the first dummy memory layer. The 3D memory device may include a word line (WL) driving circuit that, when programming one of the first set of memory layers, may be configured to apply a second pre-charge voltage to the first dummy memory layer during the pre-charge period. The second pre-charge voltage may overlap with the first pre-charge voltage and ramp down prior to the first pre-charge voltage.Type: GrantFiled: February 26, 2021Date of Patent: August 23, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia, Kaikai You
-
Patent number: 11404441Abstract: In a method for manufacturing a memory device, a plurality of first insulating layers and a bottom select gate (BSG) layer are formed over a substrate, where the first insulating layers are disposed between the substrate and the BSG layer. One or more first dielectric trenches are formed to pass through the BSG layer and the first insulating layers, and extend in a length direction of the substrate. A plurality of word line layers and a plurality of second insulating layers are formed over the BSG layer, where the second insulating layers are disposed between the BSG layer and the word line layers. One or more common source regions are formed over the substrate to extend in the length direction of the substrate, and further extend through the BSG layer, the first insulating layers, the word line layers, and the second insulating layers.Type: GrantFiled: January 21, 2021Date of Patent: August 2, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Yali Song, Li Hong Xiao, Ming Wang
-
Patent number: 11398284Abstract: A memory device includes a memory array including memory strings. Each memory string includes a plurality of top memory cells, a plurality of bottom memory cells, and one or more dummy memory cells between the top memory cells and the bottom memory cells. The memory device also includes a plurality of word lines respectively coupled to gate terminals of the top memory cells and the bottom memory cells. The memory device further includes a control circuit configured to provide a control signal to control programming a target memory cell of the top memory cells. The gate terminal of the target memory cell are coupled to a selected word line of the word lines.Type: GrantFiled: February 19, 2021Date of Patent: July 26, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Xinlei Jia, Shan Li, Yali Song, Lei Jin, Hongtao Liu, Jianquan Jia, XiangNan Zhao, Yuan-Yuan Min
-
Publication number: 20220215888Abstract: A 3D memory device may include a first set of memory layers, a second set of memory layers above the first set of memory layers, and a first dummy memory layer between the first and second memory layers. The 3D memory device may include a plurality of NAND memory strings each extending through the first and second set of memory layers and the first dummy memory layer. The 3D memory device may include a word line (WL) driving circuit that, when programming one of the first set of memory layers, may be configured to apply a second pre-charge voltage to the first dummy memory layer during the pre-charge period. The second pre-charge voltage may overlap with the first pre-charge voltage and ramp down prior to the first pre-charge voltage.Type: ApplicationFiled: February 26, 2021Publication date: July 7, 2022Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia, Kaikai You
-
Publication number: 20220215883Abstract: A three-dimensional (3D) memory device may include a first set of memory layers, a second set of memory layers above the first set of memory layers, and a first dummy memory layer between the first and second sets of memory layers. The 3D memory device may further include a peripheral circuit that includes a word line (WL) driving circuit configured to when programming a first memory layer of the first set of memory layers, apply a first pre- charge voltage to the first dummy memory layer during a pre-charge period associated with the first memory layer, and when programming a second memory layer of the first set of memory layers located above the first memory layer, apply a second pre-charge voltage to the first dummy memory layer during a pre-charge period associated with the second memory layer. The first pre-charge voltage may be larger than the second pre-charge voltage.Type: ApplicationFiled: February 26, 2021Publication date: July 7, 2022Inventors: Yali Song, Xiangnan Zhao, Yuanyuan Min, Kaikai You
-
Publication number: 20220165741Abstract: The present disclosure relates to a three-dimensional memory (3D) and a control method thereof. The 3D memory includes a first deck and a second deck which are stacked in a vertical direction of a substrate. The first deck and the second deck each includes a plurality of memory string. Each memory string includes a plurality of memory cells. The plurality of memory cells includes a first portion and a second portion. A diameter of channel structure corresponding to the first portion of memory cells is smaller than that of channel structure corresponding to the second portion of memory cells. The method includes performing a read operation for selected memory cells that are in at least one of the first deck or the second deck; and applying a pass voltage to non-selected memory cells other than the selected memory cells in the first deck and the second deck. A first pass voltage is lower than a second pass voltage.Type: ApplicationFiled: January 4, 2022Publication date: May 26, 2022Inventors: Xuezhun Xie, Yali Song, Lei Jin, Xiangnan Zhao, Yuanyuan Min, Jianquan Jia
-
Patent number: 11276467Abstract: A vertical NAND string in a channel-stacked 3D memory device may be programmed using ISPP scheme, wherein a preparation step is introduced immediately after each verification step and before the start of a corresponding verification step. During the preparation step, the electrons accumulated in the channel may be drained by the selected bit line for enhancing the coupling effect of the channel, thereby reducing program disturb and increasing program speed.Type: GrantFiled: March 31, 2020Date of Patent: March 15, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Hongtao Liu, Lei Jin, Shan Li, Yali Song
-
Patent number: 11257545Abstract: In a memory device which includes a plurality of memory cells, a top dummy storage region, a bottom dummy storage region, a plurality of word lines and a plurality of bit lines form in a substrate, a selected bit line among the plurality of bit lines, a channel region in the substrate and a source region in the substrate are pre-charged and a negative pre-pulse voltage is applied to the bottom dummy storage region during a first period. A selected memory cell among the plurality of memory cells is programmed during a second period subsequent to the first period, wherein the selected memory cell is coupled to the selected bit line and a selected word line among the plurality of word lines.Type: GrantFiled: February 26, 2021Date of Patent: February 22, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Wenzhe Wei, Hongtao Liu, Kaikai You, Da Li, Ying Huang, Yali Song, Dejia Huang
-
Publication number: 20220028465Abstract: A memory includes a first deck including a first set of word lines, a second deck above the first deck and including a second set of word lines, and a controller. The controller is configured to apply a program voltage to a first target word line of the first set of word lines in the first deck, and apply a first pass voltage to at least one of the first set of word lines that is below the first target word line when applying the program voltage to the first target word line. The controller is also configured to apply the program voltage to a second target word line of the second set of word lines in the second deck, and apply a second pass voltage to at least one of the second set of word lines that is below the second target word line when applying the program voltage to the second target word line. The second pass voltage is greater than the first pass voltage.Type: ApplicationFiled: October 11, 2021Publication date: January 27, 2022Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Publication number: 20210407599Abstract: A memory includes a first portion, a second portion and a controller. The first portion includes a first word line to a kth word line. The second portion is formed above the first portion and includes a (k+1)th word line to an mth word line. When an xth word line is used to perform a program operation, the controller is used to apply a first voltage to the first word line to an (x?2)th word line, a second voltage to an (x?1)th word line, and a third voltage to an (x+1)th word line. x, k and m are positive integers.Type: ApplicationFiled: September 10, 2021Publication date: December 30, 2021Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Patent number: 11205494Abstract: A memory device includes a memory array including memory strings. Each memory string includes a plurality of top memory cells, a plurality of bottom memory cells, and one or more dummy memory cells between the top memory cells and the bottom memory cells. The memory device also includes a plurality of word lines respectively coupled to gate terminals of the top memory cells and the bottom memory cells, and one or more dummy word lines respectively coupled to gate terminals of the one or more dummy memory cells. The memory device further includes a control circuit configured to program a target memory cell coupled to a selected word line of the plurality of word lines. To program the target memory cell, the control circuit is configured to apply a biased dummy word line pre-pulse signal to the one or more dummy word lines in a pre-charge period prior to a programming period.Type: GrantFiled: February 18, 2021Date of Patent: December 21, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Jianquan Jia, Kaikai You, Ying Cui, Kaiwei Li, Yali Song, Shan Li, An Zhang
-
Patent number: 11195590Abstract: A memory includes a first portion, a second portion and a controller. The first portion includes a first word line to a kth word line. The second portion is formed above the first portion and includes a (k+1)th word line to an mth word line. When an xth word line is used to perform a program operation, the controller is used to apply a first voltage to the first word line to an (x?2)th word line, a second voltage to an (x?1)th word line, and a third voltage to an (x+1)th word line. x, k and m are positive integers.Type: GrantFiled: March 24, 2020Date of Patent: December 7, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Publication number: 20210264981Abstract: A vertical NAND string in a channel-stacked 3D memory device may be programmed using ISPP scheme, wherein a preparation step is introduced immediately after each verification step and before the start of a corresponding verification step. During the preparation step, the electrons accumulated in the channel may be drained by the selected bit line for enhancing the coupling effect of the channel, thereby reducing program disturb and increasing program speed.Type: ApplicationFiled: March 31, 2020Publication date: August 26, 2021Inventors: Hongtao Liu, Lei Jin, Shan Li, Yali Song
-
Publication number: 20210249091Abstract: A memory includes a first portion, a second portion and a controller. The first portion includes a first word line to a kth word line. The second portion is formed above the first portion and includes a (k+1)th word line to an mth word line. When an xth word line is used to perform a program operation, the controller is used to apply a first voltage to the first word line to an (x?2)th word line, a second voltage to an (x?1)th word line, and a third voltage to an (x+1)th word line. x, k and m are positive integers.Type: ApplicationFiled: March 24, 2020Publication date: August 12, 2021Inventors: Yali Song, XiangNan Zhao, Ying Cui
-
Patent number: 11062782Abstract: Embodiments of 3D memory devices and methods for operating the 3D memory devices are disclosed. In an example, a method for operating a 3D memory device is disclosed. The 3D memory device includes a plurality of memory decks each including a plurality of memory layers in a vertical direction, and a plurality of first dummy memory layers between the first and second memory decks in the vertical direction. Each memory layer in a first memory deck of the plurality of memory decks is first programmed. The first programming includes applying a program voltage to the memory layer and a channel pass voltage smaller than the program voltage to each of the rest of the memory layers in the first memory deck. Each memory layer in a second memory deck of the plurality of memory decks above the first memory deck is second programmed. The second programming includes applying the program voltage to the memory layer and the channel pass voltage to each of the rest of the memory layers in the second memory deck.Type: GrantFiled: November 21, 2020Date of Patent: July 13, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Ming Wang, Hong Tao Liu, Yali Song
-
Publication number: 20210193237Abstract: A memory includes an upper deck and a lower deck. The upper deck includes a first upper dummy word line. The lower deck includes a first lower dummy word line. A method for reducing program disturbance of the memory includes adjusting a first upper bias voltage applied to the first upper dummy word line and/or a first upper threshold voltage of the first upper dummy word line to adjust a first difference between the first upper bias voltage and the first upper threshold voltage; and adjusting a first lower bias voltage applied to the first lower dummy word line and/or a first lower threshold voltage of the first lower dummy word line to adjust a second difference between the first lower bias voltage and the first lower threshold voltage.Type: ApplicationFiled: February 26, 2021Publication date: June 24, 2021Inventors: Yali Song, Jianquan Jia, Kaikai You, An Zhang, XiangNan Zhao, Ying Cui, Shan Li, Kaiwei Li, Lei Jin, Xueqing Huang, Meng Lou, Jinlong Zhang
-
Publication number: 20210183449Abstract: In a memory device which includes a plurality of memory cells, a top dummy storage region, a bottom dummy storage region, a plurality of word lines and a plurality of bit lines form in a substrate, a selected bit line among the plurality of bit lines, a channel region in the substrate and a source region in the substrate are pre-charged and a negative pre-pulse voltage is applied to the bottom dummy storage region during a first period. A selected memory cell among the plurality of memory cells is programmed during a second period subsequent to the first period, wherein the selected memory cell is coupled to the selected bit line and a selected word line among the plurality of word lines.Type: ApplicationFiled: February 26, 2021Publication date: June 17, 2021Inventors: Wenzhe Wei, Hongtao Liu, Kaikai You, Da Li, Ying Huang, Yali Song, Dejia Huang
-
Publication number: 20210174885Abstract: A memory device includes a memory array including memory strings. Each memory string includes a plurality of top memory cells, a plurality of bottom memory cells, and one or more dummy memory cells between the top memory cells and the bottom memory cells. The memory device also includes a plurality of word lines respectively coupled to gate terminals of the top memory cells and the bottom memory cells. The memory device further includes a control circuit configured to provide a control signal to control programming a target memory cell of the top memory cells. The gate terminal of the target memory cell are coupled to a selected word line of the word lines.Type: ApplicationFiled: February 19, 2021Publication date: June 10, 2021Inventors: Xinlei Jia, Shan Li, Yali Song, Lei Jin, Hongtao Liu, Jianquan Jia, XiangNan Zhao, Yuan-Yuan Min
-
Publication number: 20210174884Abstract: A memory device includes a memory array including memory strings. Each memory string includes a plurality of top memory cells, a plurality of bottom memory cells, and one or more dummy memory cells between the top memory cells and the bottom memory cells. The memory device also includes a plurality of word lines respectively coupled to gate terminals of the top memory cells and the bottom memory cells, and one or more dummy word lines respectively coupled to gate terminals of the one or more dummy memory cells. The memory device further includes a control circuit configured to program a target memory cell coupled to a selected word line of the plurality of word lines. To program the target memory cell, the control circuit is configured to apply a biased dummy word line pre-pulse signal to the one or more dummy word lines in a pre-charge period prior to a programming period.Type: ApplicationFiled: February 18, 2021Publication date: June 10, 2021Inventors: Jianquan Jia, Kaikai You, Ying Cui, Kaiwei Li, Yali Song, Shan Li, An Zhang