Patents by Inventor Yang Jiang
Yang Jiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12231984Abstract: This disclosure provides a method for ping pong roaming control performed by an access point (AP), a method for ping pong roaming control performed by a controller, an AP, a controller, a non-transitory computer readable storage medium and a computer program product for processing/identifying ping pong roaming. The method for ping pong roaming control, performed by an AP includes: determining association switching behaviors of a station (STA) based on association and/or disassociation behaviors of the STA; identifying one or more connection instability events of the STA based on the association switching behaviors of the STA; and reporting at least one of the one or more connection instability events of the STA to a controller for the controller to identify a ping pong roaming event of the STA between multiple APs.Type: GrantFiled: September 9, 2024Date of Patent: February 18, 2025Assignee: TP-Link Systems Inc.Inventors: Dong Shen, Yang Jiang, Rui Wang, Bin He
-
Publication number: 20240304705Abstract: A semiconductor device includes a gate structure on a substrate, a first spacer on a sidewall of the gate structure, a second spacer on a sidewall of the first spacer, a third spacer on a sidewall of the second spacer, and first and second stacks of an epitaxial layer and a cap layer respectively disposed at first and second sides of the gate structure. Preferably, a part of the second spacer comprises an I-shape, the cap layer includes a planar top surface and an inclined sidewall, the cap layer contacts the second spacer and the third spacer directly, and the cap layer includes a vertical sidewall connected to the inclined sidewall.Type: ApplicationFiled: May 16, 2024Publication date: September 12, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chih Chuang, Chia-Jong Liu, Kuang-Hsiu Chen, Chung-Ting Huang, Chi-Hsuan Tang, Kai-Hsiang Wang, Bing-Yang Jiang, Yu-Lin Cheng, Chun-Jen Chen, Yu-Shu Lin, Jhong-Yi Huang, Chao-Nan Chen, Guan-Ying Wu
-
Publication number: 20240290381Abstract: A device is provided. The device includes multiple transistors, a first sense circuit, and a precharge circuit. The transistors are coupled to a tracking bit line and configured to generate a first tracking signal. The first sense circuit is configured to generate a first sense tracking signal in response to the first tracking signal. The precharge circuit is configured to generate, in response to a rising edge and a falling edge of the first sense tracking signal, a precharge signal for precharging data lines.Type: ApplicationFiled: April 29, 2024Publication date: August 29, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: Xiu-Li YANG, He-Zhou WAN, Lu-Ping KONG, Wei-Yang JIANG
-
Publication number: 20240292637Abstract: The invention relates to a perovskite tandem solar cell based on a tunneling layer of two-dimensional layered metal carbides and metal nitrides, the tunneling junction composite layer is prepared by using two-dimensional layered metal carbides and metal nitrides, a dense layer is arranged on one side of the tunneling junction composite layer, and a transport layer is arranged on the other side. The two-dimensional layered metal carbide and metal nitride materials are selected from graphene, Ti3C2Tx, Mo2CTx, V2CTx, Nb2CTx and Ti2CTx. The tunneling junction structure of the invention can effectively reduce the light loss in the tandem solar cell and the interface recombination of the tandem cell, which can significantly improve the photocurrent generation and charge transfer of the perovskite/perovskite tandem solar cell, and improve the power conversion efficiency of the perovskite/perovskite tandem solar cell.Type: ApplicationFiled: May 2, 2024Publication date: August 29, 2024Applicant: HEFEI UNIVERSITY OF TECHNOLOGYInventors: Yang JIANG, Jingting YANG, Guoqing TONG
-
Publication number: 20240279544Abstract: The present disclosure relates to the field of inorganic non-metallic optoelectronic functional materials, and discloses wet-resistant fluoride red phosphor and preparation and application thereof, and a white light LED device. The fluoride red phosphor is a core-shell structure: the core is Mn4+ doped fluoride red phosphor, and the chemical structural formula is A2B1-xF6:xMn4+, herein A is at least one of Li, Na, K, Rb, and Cs, B is at least one of Ti, Si, Ge, Zr, and Sn, and 0?x?0.4; and the shell is a cubic perovskite-type compound, and the chemical structural formula is CMgF3, herein C is at least one of Li, Na, K, Rb, and Cs. The present disclosure uses CMgF3 generated as a coating waterproof layer, to form the A2B1-xF6:xMn4+ core-shell structure of which the surface is coated by CMgF3, and a wet-resistant problem of the fluoride red phosphor is overcome.Type: ApplicationFiled: February 21, 2024Publication date: August 22, 2024Inventors: Lei CHEN, Yanguang GUO, Shuanghong WEI, Qi LIU, Yabing WU, Ping CHEN, Guoqing TONG, Yang JIANG, Haiyong NI
-
Publication number: 20240274174Abstract: A device includes a first memory bank and a second memory bank. The first memory bank is configured to operate according to a write data signal and a first global write signal associated with a first clock signal. The second memory bank is configured to operate according to the write data signal and a second global write signal associated with a second clock signal. One of the first clock signal and the second clock signal is in oscillation when another one of the first clock signal and the second clock signal is in suspension.Type: ApplicationFiled: April 25, 2024Publication date: August 15, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, Kuan CHENG, He-Zhou WAN, Wei-Yang JIANG
-
Patent number: 12021134Abstract: A semiconductor device includes a gate structure on a substrate, a first spacer on a sidewall of the gate structure, a second spacer on a sidewall of the first spacer, a third spacer on a sidewall of the second spacer, and first and second stacks of an epitaxial layer and a cap layer respectively disposed at first and second sides of the gate structure. Preferably, a part of the second spacer comprises an I-shape, the cap layer includes a planar top surface and an inclined sidewall, the cap layer contacts the second spacer and the third spacer directly, and the cap layer includes a vertical sidewall connected to the inclined sidewall.Type: GrantFiled: December 1, 2022Date of Patent: June 25, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chih Chuang, Chia-Jong Liu, Kuang-Hsiu Chen, Chung-Ting Huang, Chi-Hsuan Tang, Kai-Hsiang Wang, Bing-Yang Jiang, Yu-Lin Cheng, Chun-Jen Chen, Yu-Shu Lin, Jhong-Yi Huang, Chao-Nan Chen, Guan-Ying Wu
-
Patent number: 12002507Abstract: A device is provided. The device includes multiple transistors, a first sense circuit, and a precharge circuit. The transistors are coupled to a tracking bit line and configured to generate a first tracking signal. The first sense circuit is configured to generate a first sense tracking signal in response to the first tracking signal. The precharge circuit is configured to generate, in response to a rising edge and a falling edge of the first sense tracking signal, a precharge signal for precharging data lines.Type: GrantFiled: December 20, 2022Date of Patent: June 4, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Lu-Ping Kong, Wei-Yang Jiang
-
Patent number: 12002542Abstract: A device includes a first memory bank and a second memory bank. The first memory bank is configured to operate according to a write data signal and a first global write signal associated with a first clock signal. The second memory bank is configured to operate according to the write data signal and a second global write signal associated with a second clock signal. One of the first clock signal and the second clock signal is in oscillation when another one of the first clock signal and the second clock signal is in suspension.Type: GrantFiled: December 2, 2022Date of Patent: June 4, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, Kuan Cheng, He-Zhou Wan, Wei-Yang Jiang
-
Patent number: 11759904Abstract: A feeding device includes a material rack configured to support a carrier board, a ratchet mechanism disposed outside the material rack, a locking mechanism disposed outside the material rack, and a triggering mechanism. The locking mechanism can engage with the ratchet mechanism. The triggering mechanism an drive the ratchet mechanism to move back and forth in a first direction, thereby controlling the locking mechanism to move back and forth in a second direction different from the first direction, so that the material rack alternates between a locked state and an unlocked state.Type: GrantFiled: May 17, 2021Date of Patent: September 19, 2023Assignee: TRIPLE WIN TECHNOLOGY(SHENZHEN) CO.LTD.Inventor: Ming-Yang Jiang
-
Patent number: 11731096Abstract: An upflow reactor (1), includes a housing (20), a catalyst bed layer (30) and a pressing device (10). The housing (20) is internally provided with a reaction chamber (210), a reaction material inlet (220) and a reaction material outlet (230) which are in communication with the reaction chamber (210) are provided on the housing (20). The catalyst bed layer (30) is provided within the reaction chamber (210), the pressing device (10) is provided within the reaction chamber (210) and located above the catalyst bed layer (30). At least a part of the pressing device (10) is movable up and down so that the at least a part of the pressing device (10) can be pressed against the catalyst bed layer (30).Type: GrantFiled: December 30, 2019Date of Patent: August 22, 2023Assignees: CHINA PETROLEUM & CHEMICAL CORPORATION, DALIAN RESEARCH INSTITUTE OF PETROLEUM AND PETROCHEMICALS, SINOPEC CORP.Inventors: Minghua Guan, Xiuna Yang, Zonglin Ruan, Haochen Wang, Yang Jiang, Guoying Cui, Jiawen Zhou
-
Patent number: 11719512Abstract: The present application provides a remote-controlled gun, comprising a gun base, a gun body, an angle adjustment device, a camera, and a remote controller, wherein the angle adjustment device is connected with the gun body and the gun base, and configured for adjusting a pitch shooting angle of the gun body with respect to the gun base in a vertical plane and a left and right swing angle of the gun body with respect to the gun base in a horizontal plane; the camera is configured for monitoring a shooting target and a front sight of the gun body; the remote controller is connected with the camera and configured for displaying a monitoring image of the camera; and the remote controller is also connected with the angle adjustment device and configured for controlling the gun body to rotate with respect to the gun base until the front sight is aligned with the shooting target within a monitoring area; and the remote controller is also connected with the gun body, and configured for controlling the shooting of theType: GrantFiled: May 22, 2017Date of Patent: August 8, 2023Assignee: China Intelligent Building & Energy Technology Co., Ltd.Inventors: Yang Jiang, Xulai Jiang
-
Publication number: 20230240656Abstract: An ultrasound imaging system may include a user interface that may be adapted based, at least in part, on usage data of one or more users. The functions of soft or hard controls may be changed in some examples. The layout or appearance of soft or hard controls may be altered in some examples. In some examples, seldom used controls may be removed from the user interface. In some examples, the user interface may be adapted based on an anatomical feature being imaged. In some examples, the usage data may be analyzed by an artificial intelligence/machine learning model, which may provide outputs that may be used to adapt the user interface.Type: ApplicationFiled: June 17, 2021Publication date: August 3, 2023Inventors: Anup Agarwal, Carina Pereira, Stefan Burton Roger, Yang Jiang, Earl M. Canfield, II, Shannon Renee Fox
-
Publication number: 20230122135Abstract: A device is provided. The device includes multiple transistors, a first sense circuit, and a precharge circuit. The transistors are coupled to a tracking bit line and configured to generate a first tracking signal. The first sense circuit is configured to generate a first sense tracking signal in response to the first tracking signal. The precharge circuit is configured to generate, in response to a rising edge and a falling edge of the first sense tracking signal, a precharge signal for precharging data lines.Type: ApplicationFiled: December 20, 2022Publication date: April 20, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: Xiu-Li YANG, He-Zhou WAN, Lu-Ping KONG, Wei-Yang JIANG
-
Publication number: 20230105594Abstract: A device includes a first memory bank and a second memory bank. The first memory bank is configured to operate according to a write data signal and a first global write signal associated with a first clock signal. The second memory bank is configured to operate according to the write data signal and a second global write signal associated with a second clock signal. One of the first clock signal and the second clock signal is in oscillation when another one of the first clock signal and the second clock signal is in suspension.Type: ApplicationFiled: December 2, 2022Publication date: April 6, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, Kuan CHENG, He-Zhou WAN, Wei-Yang JIANG
-
Publication number: 20230097129Abstract: A method for fabricating semiconductor device includes the steps of: forming a gate structure on a substrate; forming a first spacer and a second spacer around the gate structure; forming a recess adjacent to two sides of the second spacer; performing a cleaning process to trim the second spacer for forming a void between the first spacer and the substrate; and forming an epitaxial layer in the recess.Type: ApplicationFiled: December 1, 2022Publication date: March 30, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chih Chuang, Chia-Jong Liu, Kuang-Hsiu Chen, Chung-Ting Huang, Chi-Hsuan Tang, Kai-Hsiang Wang, Bing-Yang Jiang, Yu-Lin Cheng, Chun-Jen Chen, Yu-Shu Lin, Jhong-Yi Huang, Chao-Nan Chen, Guan-Ying Wu
-
Patent number: 11557336Abstract: A device is disclosed. The device includes a first tracking control line, a first tracking circuit, a first sense circuit, and a precharge circuit. The first tracking control line is configured to transmit a first tracking control signal. The first tracking circuit is configured to generate, in response to the first tracking control signal, a first tracking signal associated with first tracking cells in a memory array. The first sense circuit is configured to receive the first tracking signal, and is configured to generate a first sense tracking signal in response to the first tracking signal. The precharge circuit is configured to generate, in response to a rising edge of the first sense tracking signal and a falling edge of a read enable delayed signal, a precharge signal for precharging data lines associated with memory cell in the memory array. A method is also disclosed herein.Type: GrantFiled: November 30, 2020Date of Patent: January 17, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Lu-Ping Kong, Wei-Yang Jiang
-
Patent number: 11545560Abstract: A method for fabricating semiconductor device includes the steps of: forming a gate structure on a substrate; forming a first spacer and a second spacer around the gate structure; forming a recess adjacent to two sides of the second spacer; performing a cleaning process to trim the second spacer for forming a void between the first spacer and the substrate; and forming an epitaxial layer in the recess.Type: GrantFiled: January 28, 2021Date of Patent: January 3, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chih Chuang, Chia-Jong Liu, Kuang-Hsiu Chen, Chung-Ting Huang, Chi-Hsuan Tang, Kai-Hsiang Wang, Bing-Yang Jiang, Yu-Lin Cheng, Chun-Jen Chen, Yu-Shu Lin, Jhong-Yi Huang, Chao-Nan Chen, Guan-Ying Wu
-
Publication number: 20220402798Abstract: A large-flow precious metal channel is provided, which comprises a molten glass mixed-flow stirring section, at least two molten glass heating, clarifying and cooling sections are connected in parallel at one end of the molten glass mixed-flow stirring section, the other end of which is communicated with a liquid supply tank. The channel is mainly used for the clarification and homogenization of large-flow high-temperature molten glass in the production process of 8.5-generation and higher-generation TFT glass, and provides bubble-free and streak-free high-quality molten glass for subsequent float forming or overflow forming processes.Type: ApplicationFiled: April 19, 2021Publication date: December 22, 2022Inventors: Shou Peng, Chong Zhang, Yang Jiang, Liangmao Jin, Zhiqiang Cao, Longyue Jiang, Min Guan, Mingliu Zhu, Yuguo Shen
-
Patent number: D1026830Type: GrantFiled: November 18, 2021Date of Patent: May 14, 2024Assignee: DELTA ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Yang Jiang, Peiai You, Ye Tian, Hao Sun