Patents by Inventor Yannick Martelloni
Yannick Martelloni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7738305Abstract: A read-out circuit for or in a ROM memory, comprises an input, a comparator circuit, a threshold setting, and a control signal generator for driving the threshold setting generator. A read signal can be coupled into the input. The read signal, depending on the information contained in the read signal, comprises a high signal level relative to a reference potential or a low signal level relative to a reference potential. The comparator circuit compares the read signal with a settable threshold, the threshold setting circuit is designed for setting the threshold of the comparator circuit relative to the high and low signal levels, and the control signal generator generates a control signal similar to the read signal.Type: GrantFiled: May 16, 2007Date of Patent: June 15, 2010Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Yannick Martelloni, Jean-Yves Larguier, Gupta Siddharth
-
Patent number: 7633787Abstract: The invention relates to a ROM memory cell comprising a first terminal connected to a word line, comprising a second terminal and comprising a third terminal, the second terminal being connected to a bit line and/or the third terminal being connected to a supply line for precharging the third terminal. The ROM memory cell according to the invention is distinguished by the fact that the same reference potential is in each case applied to the first terminal, the second terminal and/or the third terminal in a standby operating mode. The invention furthermore relates to a ROM memory component comprising such ROM memory cells, and to a method for reading from the ROM memory cell.Type: GrantFiled: August 18, 2005Date of Patent: December 15, 2009Assignee: Infineon Technologies AGInventors: Siddarth Gupta, Jean-Yves Larguier, Gunther Lehmann, Yannick Martelloni
-
Patent number: 7627792Abstract: A method for repairing a memory comprising a Memory Built-In Self Repair (MBISR) structure comprises the steps of detection of defective storage cells, and redundancy allocation. The redundancy allocation step is carried out in such a way that it combines a row and/or column oriented redundancy repair approach with a word oriented redundancy repair approach. A Memory Built-In Self Repair (MBISR) device comprises at least one memory (2) with row and/or column redundancy, at least one row and/or column Memory Built-In Self Repair (MBISR) circuit (3), and a word redundancy block (4). Furthermore, a distributed MBISR structure as well as dedicated Column/Row MBISR circuits (3) are provided.Type: GrantFiled: February 11, 2004Date of Patent: December 1, 2009Assignee: Infineon Technologies AGInventors: Mario Di Ronza, Yannick Martelloni
-
Patent number: 7606107Abstract: A memory cell includes transistors and two read ports. Each read port is configured to be connected to a read line. The memory cell is configured such that in a read operation of the memory cell an information stored in the memory cell is readable by a differential reading including an evaluation of an electric current between the two read ports.Type: GrantFiled: June 27, 2006Date of Patent: October 20, 2009Assignee: Infineon Technologies AGInventors: Peter Huber, Yannick Martelloni, Thomas Nirschl, Martin Ostermayr
-
Patent number: 7508691Abstract: A memory arrangement, particularly a ROM, having memory cells, local virtual supply voltage lines, word lines and result lines may also include global virtual supply voltage lines that run along the width of the memory arrangement parallel to the word lines. The local virtual supply voltage lines run parallel to the result lines, and perpendicularly to the word lines where the each local virtual supply voltage line runs only within a block of the memory arrangement. Each global virtual supply voltage line, in each block through which it runs, is connected to one local virtual supply voltage line. The coupling capacitance between the supply voltage lines and the result lines, and the inherent capacitance of the supply voltage lines are reduced, reducing the power consumption and increasing the clock frequency of the memory arrangement.Type: GrantFiled: October 26, 2005Date of Patent: March 24, 2009Assignee: Infineon Technologies AGInventors: Siddharth Gupta, Yannick Martelloni
-
Patent number: 7504695Abstract: An SRAM memory cell has at least one memory node and at least one selection transistor, which is electrically connected to the memory node, a first bit line and a first word line. Furthermore, the SRAM memory cell has means for compensating for a leakage current flowing into the SRAM memory cell. The means are designed in such a way that a current corresponding to the leakage current flows into the SRAM memory cell. In one exemplary embodiment, the means are formed as a transistor which is electrically connected to the first bit line and the second memory node, the first memory node being connected to the selection transistor.Type: GrantFiled: May 25, 2005Date of Patent: March 17, 2009Assignee: Infineon Technologies AGInventors: Yannick Martelloni, Thomas Nirschl, Bernhard Wicht
-
Patent number: 7436721Abstract: A method supplies voltage to a bit line of a memory device. The method includes precharging, with a precharging device, the bit line to an output potential, deactivating the precharging device during a read action related to the bit line, reading, during the read action, an information via the bit line, and routing, during the read action, a virtual voltage supply line to a supply potential of the memory device to supply voltage to memory cells of the memory device assigned to the bit line. The precharging device of the bit line is activated/deactivated as a function of the potential of the virtual voltage supply line.Type: GrantFiled: September 26, 2006Date of Patent: October 14, 2008Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Yannick Martelloni, Devesh Dwivedi, Siddharth Gupta
-
Publication number: 20080212356Abstract: The invention relates to a ROM memory cell comprising a first terminal connected to a word line, comprising a second terminal and comprising a third terminal, the second terminal being connected to a bit line and/or the third terminal being connected to a supply line for precharging the third terminal. The ROM memory cell according to the invention is distinguished by the fact that the same reference potential is in each case applied to the first terminal, the second terminal and/or the third terminal in a standby operating mode. The invention furthermore relates to a ROM memory component comprising such ROM memory cells, and to a method for reading from the ROM memory cell.Type: ApplicationFiled: August 18, 2005Publication date: September 4, 2008Applicant: Infineon Technologies AGInventors: Siddarth Gupta, Jean-Yves Larguier, Gunther Lehmann, Yannick Martelloni
-
Patent number: 7366002Abstract: It is proposed that bitline inversion coding data be integrally stored in the structure of a column multiplexer of a storage device. For this purpose, connections to a predefined potential are selectively provided at connection points, which are respectively assigned to one of the bitlines connected to the column multiplexer, in dependence on whether or not the assignment of a first state and of a second state of memory cells, connected to the bitline, to a binary value “0” and to a binary value “1” is inverted for the respective bitline. The connection points are connected to a common nodal point via switching means. The switching means are activated through control signals of the column multiplexer. Selection signals for activating inverter means, in order to effect a selective inversion of values read out from the memory cells, are generated in dependence on the signal level at the common nodal point.Type: GrantFiled: November 4, 2005Date of Patent: April 29, 2008Assignee: Infineon Technologies AGInventors: Siddharth Gupta, Jean-Yves Larguier, Gunther Lehmann, Yannick Martelloni
-
Publication number: 20080031054Abstract: A read-out circuit for or in a ROM memory, comprises an input, a comparator circuit, a threshold setting, and a control signal generator for driving the threshold setting generator. A read signal can be coupled into the input. The read signal, depending on the information contained in the read signal, comprises a high signal level relative to a reference potential or a low signal level relative to a reference potential. The comparator circuit compares the read signal with a settable threshold, the threshold setting circuit is designed for setting the threshold of the comparator circuit relative to the high and low signal levels, and the control signal generator generates a control signal similar to the read signal.Type: ApplicationFiled: May 16, 2007Publication date: February 7, 2008Applicant: Infineon Technologies AGInventors: Gunther Lehmann, Yannick Martelloni, Jean-Yves Larguier, Gupta Siddharth
-
Publication number: 20070159894Abstract: A memory cell includes transistors and two read ports. Each read port is configured to be connected to a read line. The memory cell is configured such that in a read operation of the memory cell an information stored in the memory cell is readable by a differential reading including an evaluation of an electric current between the two read ports.Type: ApplicationFiled: June 27, 2006Publication date: July 12, 2007Inventors: Peter Huber, Yannick Martelloni, Thomas Nirschl, Martin Ostermayr
-
Patent number: 7237153Abstract: An integrated memory and method for testing an integrated memory is provided herein. In order to test an integrated memory having a main data memory with a plurality of data memory units, a data memory unit is addressed and input test data for testing the addressed data memory unit are applied to the main data memory. The output test data are read out from the main data memory and compared with expected desired output test data in a self-test unit. Deviations detected during the comparison are buffer-stored in a redundancy analysis memory. These information items buffer-stored in the redundancy analysis memory are read out and transferred to a computing unit. In the computing unit, the defect positions in the output test data are identified, and a repair strategy is determined by means of redundant rows and/or redundant columns and/or redundant words provided. The redundant words required for the repair strategy are written to the redundancy analysis memory and activated.Type: GrantFiled: December 3, 2003Date of Patent: June 26, 2007Assignee: Infineon Technologies AGInventors: Mario Di Ronza, Yannick Martelloni, Volker Schöber
-
Publication number: 20070121400Abstract: A method supplies voltage to a bit line of a memory device. The method includes precharging, with a precharging device, the bit line to an output potential, deactivating the precharging device during a read action related to the bit line, reading, during the read action, an information via the bit line, and routing, during the read action, a virtual voltage supply line to a supply potential of the memory device to supply voltage to memory cells of the memory device assigned to the bit line. The precharging device of the bit line is activated/deactivated as a function of the potential of the virtual voltage supply line.Type: ApplicationFiled: September 26, 2006Publication date: May 31, 2007Inventors: Gunther Lehmann, Yannick Martelloni, Devesh Dwivedi, Siddharth Gupta
-
Patent number: 7183816Abstract: A circuit (S1) for switching on an electrical load which can be connected downstream from the circuit comprises a first electronic switching means (T1) in a first path, and a second electronic switching means (T2) in a second path, which is in parallel with it. The circuit also has a means (INV, OR, T5) for producing the electrical control variable (Ugate2) for the second switching means (T2), which determines the control variable (Ugate2) as a function of an electrical variable (U0,d) which occurs on the output side of the first switching means (T1) when switching on a load which can be connected downstream.Type: GrantFiled: November 24, 2004Date of Patent: February 27, 2007Assignee: Infineon Technologies AGInventor: Yannick Martelloni
-
Patent number: 7161824Abstract: A read-only memory arrangement and method for programming the memory arrangement are provided. The memory arrangement includes memory cells, which each have a transistor with two contacts and a control terminal, address lines, bit lines and a potential line. A combination of one of the address lines and one of the bit lines is uniquely assigned to each memory cell. The control terminal of each transistor is connected to the address line assigned to the respective memory cell. To program a memory cell into a first memory state, one of the contacts of the transistor of the memory cell is connected to the assigned bit line and the other of the contacts is connected to the potential line. To program a memory cell into a second memory state, no connections are established between the contacts of the transistor and either the assigned bit line or the potential line.Type: GrantFiled: April 26, 2005Date of Patent: January 9, 2007Assignee: Infineon Technologies AGInventors: Yannick Martelloni, Martin Ostermayr
-
Publication number: 20060133128Abstract: It is proposed that bitline inversion coding data be integrally stored in the structure of a column multiplexer of a storage device. For this purpose, connections to a predefined potential are selectively provided at connection points, which are respectively assigned to one of the bitlines connected to the column multiplexer, in dependence on whether or not the assignment of a first state and of a second state of memory cells, connected to the bitline, to a binary value “0” and to a binary value “1” is inverted for the respective bitline. The connection points are connected to a common nodal point via switching means. The switching means are activated through control signals of the column multiplexer. Selection signals for activating inverter means, in order to effect a selective inversion of values read out from the memory cells, are generated in dependence on the signal level at the common nodal point.Type: ApplicationFiled: November 4, 2005Publication date: June 22, 2006Inventors: Siddharth Gupta, Jean-Yves Larguier, Gunther Lehmann, Yannick Martelloni
-
Publication number: 20060120124Abstract: A memory arrangement, particularly a ROM, having memory cells, local virtual supply voltage lines, word lines and result lines may also include global virtual supply voltage lines that run along the width of the memory arrangement parallel to the word lines. The local virtual supply voltage lines run parallel to the result lines, and perpendicularly to the word lines where the each local virtual supply voltage line runs only within a block of the memory arrangement. Each global virtual supply voltage line, in each block through which it runs, is connected to one local virtual supply voltage line. The coupling capacitance between the supply voltage lines and the result lines, and the inherent capacitance of the supply voltage lines are reduced, reducing the power consumption and increasing the clock frequency of the memory arrangement.Type: ApplicationFiled: October 26, 2005Publication date: June 8, 2006Inventors: Siddharth Gupta, Yannick Martelloni
-
Publication number: 20050281109Abstract: An SRAM memory cell has at least one memory node and at least one selection transistor, which is electrically connected to the memory node, a first bit line and a first word line. Furthermore, the SRAM memory cell has means for compensating for a leakage current flowing into the SRAM memory cell. The means are designed in such a way that a current corresponding to the leakage current flows into the SRAM memory cell. In one exemplary embodiment, the means are formed as a transistor which is electrically connected to the first bit line and the second memory node, the first memory node being connected to the selection transistor.Type: ApplicationFiled: May 25, 2005Publication date: December 22, 2005Inventors: Yannick Martelloni, Thomas Nirschl, Bernhard Wicht
-
Publication number: 20050243637Abstract: A read-only memory arrangement and method for programming the memory arrangement are provided. The memory arrangement includes memory cells, which each have a transistor with two contacts and a control terminal, address lines, bit lines and a potential line. A combination of one of the address lines and one of the bit lines is uniquely assigned to each memory cell. The control terminal of each transistor is connected to the address line assigned to the respective memory cell. To program a memory cell into a first memory state, one of the contacts of the transistor of the memory cell is connected to the assigned bit line and the other of the contacts is connected to the potential line. To program a memory cell into a second memory state, no connections are established between the contacts of the transistor and either the assigned bit line or the potential line.Type: ApplicationFiled: April 26, 2005Publication date: November 3, 2005Inventors: Yannick Martelloni, Martin Ostermayr
-
Publication number: 20050116753Abstract: A circuit (S1) for switching on an electrical load which can be connected downstream from the circuit comprises a first electronic switching means (T1) in a first path, and a second electronic switching means (T2) in a second path, which is in parallel with it. The circuit also has a means (INV, OR, T5) for producing the electrical control variable (Ugate2) for the second switching means (T2), which determines the control variable (Ugate2) as a function of an electrical variable (U0,d) which occurs on the output side of the first switching means (T1) when switching on a load which can be connected downstream.Type: ApplicationFiled: November 24, 2004Publication date: June 2, 2005Inventor: Yannick Martelloni