Patents by Inventor Yasuharu Sato
Yasuharu Sato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20020063262Abstract: In a semiconductor apparatus of the present invention, a plurality of circuit components are provided. A first bus interconnects the circuit components. A second bus interconnects the circuit components. A switching unit outputs a select signal that causes each circuit component to select one of the first bus and the second bus when transmitting a signal from one of the circuit components to another. The second bus has a size larger than a size of the first bus.Type: ApplicationFiled: September 21, 2001Publication date: May 30, 2002Applicant: Fujitsu LimitedInventors: Yasurou Matsuzaki, Yasuharu Sato, Tadao Aikawa, Masafumi Yamazaki, Takaaki Suzuki
-
Patent number: 6377513Abstract: A semiconductor memory device that performs a flash write operation without increasing the circuit area. Column selection lines CL0-CL7 extend parallel to word lines at locations corresponding to where column gates are formed. During a flash write mode, the subcolumn decoder 14 simultaneously selects the column selection lines. This writes cell information to every memory cell connected to the selected word line.Type: GrantFiled: March 6, 2001Date of Patent: April 23, 2002Assignee: Fujitsu LimitedInventors: Masahiro Niimi, Yasuharu Sato, Tadao Aikawa, Hitoshi Ikeda, Hiroyuki Kobayashi
-
Patent number: 6353561Abstract: A semiconductor memory device, such as a synchronous DRAM, receives external commands and an external clock signal via input buffers. The device generates internal clock signals having a slower frequency than the external clock signal and uses the internal clock signals to acquire the external command. This allows more than one external command to be acquired for each cycle of the external clock. The acquired external commands are provided to command decoders for decoding. A mask circuit is connected to the decoder circuits and inhibits the decoding circuits, except for a first one of the decoding circuits, from decoding the external commands for a predetermined time period, when the first decoder circuit is decoding the external commands.Type: GrantFiled: September 17, 1999Date of Patent: March 5, 2002Assignee: Fujitsu LimitedInventors: Akihiro Funyu, Shinya Fujioka, Yasuharu Sato, Toshiya Uchida
-
Patent number: 6333890Abstract: According to an aspect of the present invention, a memory device having a plurality of banks carries out bank interleaving by use of a plurality of common data buses, the number of which is less than the number of the banks. The present invention enables the data to be read more rapidly while suppressing the increase of the chip area.Type: GrantFiled: October 25, 2000Date of Patent: December 25, 2001Assignee: Fujitsu LimitedInventors: Masahiro Niimi, Shinya Fujioka, Tadao Aikawa, Yasuharu Sato
-
Patent number: 6324111Abstract: A semiconductor memory includes p-type MOS transistors (11) dispersed in one-to-one correspondence with sense amplifiers (4−1-4−n) to activate their corresponding sense amplifiers, and a p-type MOS transistor (12) to activate the sense amplifiers (4−1-4−n). After the p-type MOS transistors (11) are overdriven by an external voltage (VCC) higher than a memory stored voltage, the p-type MOS transistor (12) is driven by an internal step-down voltage (VII) that is the memory stored voltage. This increases the driving capability per sense amplifier in comparison with a conventional method and further increases the speed of sense operation in comparison with a simple overdriving method.Type: GrantFiled: April 28, 2000Date of Patent: November 27, 2001Assignee: Fujitsu LimitedInventors: Yasuharu Sato, Shinya Fujioka
-
Publication number: 20010043099Abstract: An input circuit has an input buffer and a detection circuit. The input buffer receives an external signal and outputs an internal signal. The detection circuit detects whether or not the external signal is provided. The input buffer outputs the internal signal when an output of the detection circuit indicates that the external signal is provided. This arrangement shortens the lock-on time of an internal circuit (synchronous circuit).Type: ApplicationFiled: June 25, 1999Publication date: November 22, 2001Inventors: KENICHI KAWASAKI, YASUHARU SATO, YASUROU MATSUZAKI, TAKAAKI SUZUKI
-
Publication number: 20010043100Abstract: In the present invention, an external power source supplied to an integrated circuit device is divided into a first external power source for the DLL circuit and a second external power source for circuits other than the DLL circuit. According to the present invention, it is arranged that power source noise generated in the second external power source cannot be transmitted to the variable delay circuit by utilizing the first external power source preferably for the variable delay circuit of the DLL circuit and even more preferably for its delay unit. Also, preferably, it is arranged that power source noise generated in the second external power source cannot be transmitted to the phase coincidence detection unit by utilizing the first power source for the phase coincidence detection unit in the phase comparison circuit of the DLL circuit.Type: ApplicationFiled: August 27, 1999Publication date: November 22, 2001Inventors: HIROYOSHI TOMITA, NAOHARU SHINOZAKI, NOBUTAKA TANIGUCHI, WAICHIROU FUJIEDA, YASUHARU SATO, KENICHI KAWASAKI, MASAFUMI YAMAZAKI, KAZUHIRO NINOMIYA
-
Patent number: 6312320Abstract: A disk cleaner includes a polishing member which is adapted to be rotated while being engaged with a surface of the disk, thereby to polish the surface of the disk. The polishing member is disposed such that the rotational axis of the polishing member is kept perpendicular to the surface of the disk, thereby to cause the disk to rotate in one direction due to a frictional force between the polishing member and the surface of the disk. The rotational axis of the polishing member is spaced apart from a rotational axis of the disk in the radial direction of the disk, whereby only part of the polishing member engages the surface of the disk.Type: GrantFiled: June 14, 1999Date of Patent: November 6, 2001Assignee: Kioritz CorporationInventors: Yasuharu Sato, Fumihiko Aiyama, Minoru Yonekawa, Tadashige Kondo
-
Patent number: 6301173Abstract: The present invention is a memory circuit having a plurality of word lines, a plurality of bit line pairs, and memory cells disposed at the cross-position thereof. The memory comprises: a sense amplifier which is shared by the first bit line pair and the second bit line pair disposed in the column direction and amplifies a voltage of the bit line pairs; a first and a second bit line transfer gates which are disposed between the sense amplifier and the first and second bit line pairs, and connects the bit line pair at the selected memory cell side to the sense amplifier; a bit line clamper, which is disposed between the first and second bit line transfer gates, is shared by the first bit line pair and the second bit line pair, and supplies the precharge level to the bit line pairs; and a bit line short circuit, which is disposed at the first and the second bit line pairs respectively and shorts the bit line pairs.Type: GrantFiled: May 10, 1999Date of Patent: October 9, 2001Assignee: Fujitsu LimitedInventors: Shinya Fujioka, Yasuharu Sato
-
Patent number: 6298004Abstract: Disclosed is a semiconductor device for outputting an output signal with a given phase held relative to an external clock despite a difference in characteristic, a change in temperature, and a fluctuation in supply voltage. The semiconductor device comprises an input circuit for inputting the external clock and outputting a reference signal, an output circuit for receiving an output timing signal and outputting an output signal according to the timing of the output timing signal, and an output timing control circuit for controlling the output timing so that the output signal exhibits a given phase relative to the external clock.Type: GrantFiled: July 15, 1997Date of Patent: October 2, 2001Assignee: Fujitsu LimitedInventors: Kenichi Kawasaki, Yasuharu Sato, Terumasa Kitahara, Masao Nakano, Masao Taguchi, Yoshihiro Takemae, Yasurou Matsuzaki, Koichi Nishimura, Yoshinori Okajima, Naoharu Shinozaki, Hiroko Douchi
-
Publication number: 20010021140Abstract: The present invention is aimed at providing a semiconductor memory device which performs a row-address pipe-line operation in accessing different row addresses so as to achieve high-speed access. The semiconductor memory device according to the present invention includes a plurality of sense-amplifiers which store data when the data is received via bit lines from memory cells corresponding to a selected word line, a column decoder which reads parallel data of a plurality of bits from selected sense amplifiers by simultaneously selecting a plurality of column gates in response to a column address, a data-conversion unit which converts the parallel data into serial data, and a precharge-signal-generation unit which generates an internal precharge signal a first delay-time period after generation of a row-access signal for selecting the selected word line so as to reset the bit lines and said plurality of sense-amplifiers.Type: ApplicationFiled: April 16, 2001Publication date: September 13, 2001Applicant: Fujitsu LimitedInventors: Shinya Fujioka, Masao Taguchi, Waichirou Fujieda, Yasuharu Sato, Takaaki Suzuki, Tadao Aikawa, Takayuki Nagasawa
-
Publication number: 20010021141Abstract: The invention relates to a clock synchronous type semiconductor device that accepts an input signal inputted from the exterior in synchronization with a clock signal. The semiconductor device according to the invention includes an input signal receiving unit that receives an input signal inputted from the exterior, where the receiving is done in synchronization with a clock signal; a clock timing selecting unit for outputting a clock selecting signal; and a clock generating unit that, in response to receiving a clock selecting signal and an external clock signal, generates a clock signal at a predetermined timing which corresponds to a signal level of the clock selecting signal, and outputs the clock signal to the input signal receiving unit, wherein it is possible to securely accept an input signal regardless of the frequency of the external clock signal.Type: ApplicationFiled: April 12, 2001Publication date: September 13, 2001Applicant: FUJITSU LIMITEDInventors: Hitoshi Ikeda, Shinya Fujioka, Yasuharu Sato, Yasurou Matsuzaki
-
Publication number: 20010015928Abstract: The present invention is a memory circuit having a plurality of word lines, a plurality of bit line pairs, and memory cells disposed at the cross-position thereof. The memory comprises: a sense amplifier which is shared by the first bit line pair and the second bit line pair disposed in the column direction and amplifies a voltage of the bit line pairs; a first and a second bit line transfer gates which are disposed between the sense amplifier and the first and second bit line pairs, and connects the bit line pair at the selected memory cell side to the sense amplifier; a bit line clamper, which is disposed between the first and second bit line transfer gates, is shared by the first bit line pair and the second bit line pair, and supplies the precharge level to the bit line pairs; and a bit line short circuit, which is disposed at the first and the second bit line pairs respectively and shorts the bit line pairs.Type: ApplicationFiled: May 10, 1999Publication date: August 23, 2001Inventors: SHINYA FUJIOKA, YASUHARU SATO
-
Publication number: 20010014575Abstract: A disk cleaner includes a polishing member which is adapted to be rotated while being engaged with a surface of the disk, thereby to polish the surface of the disk. The polishing member is disposed such that the rotational axis of the polishing member is kept perpendicular to the surface of the disk, thereby to cause the disk to rotate in one direction due to a frictional force between the polishing member and the surface of the disk. The rotational axis of the polishing member is spaced apart from a rotational axis of the disk in the radial direction of the disk, whereby only part of the polishing member engages the surface of the disk.Type: ApplicationFiled: June 14, 1999Publication date: August 16, 2001Inventors: YASUHARU SATO, FUMIHIKO AIYAMA, MINORU YONEKAWA, TADASHIGE KONDO
-
Publication number: 20010008281Abstract: A semiconductor memory device that performs a flash write operation without increasing the circuit area. Column selection lines CL0-CL7 extend parallel to word lines at locations corresponding to where column gates are formed. During a flash write mode, the subcolumn decoder 14 simultaneously selects the column selection lines. This writes cell information to every memory cell connected to the selected word line.Type: ApplicationFiled: March 6, 2001Publication date: July 19, 2001Applicant: Fujitsu LimitedInventors: Masahiro Niimi, Yasuharu Sato, Tadao Aikawa, Hitoshi Ikeda, Hiroyuki Kobayashi
-
Patent number: 6246620Abstract: The present invention is aimed at providing a semiconductor memory device which performs a row-address pipe-line operation in accessing different row addresses so as to achieve high-speed access. The semiconductor memory device according to the present invention includes a plurality of sense-amplifiers which store data when the data is received via bit lines from memory cells corresponding to a selected word line, a column decoder which reads parallel data of a plurality of bits from selected sense amplifiers by simultaneously selecting a plurality of column gates in response to a column address, a data-conversion unit which converts the parallel data into serial data, and a precharge-signal-generation unit which generates an internal precharge signal a first delay-time period after generation of a row-access signal for selecting the selected word line so as to reset the bit lines and said plurality of sense-amplifiers.Type: GrantFiled: March 23, 2000Date of Patent: June 12, 2001Assignee: Fujitsu LimitedInventors: Shinya Fujioka, Masao Taguchi, Waichirou Fujieda, Yasuharu Sato, Takaaki Suzuki, Tadao Aikawa, Takayuki Nagasawa
-
Patent number: 6192004Abstract: A clock pulse generator generates a plurality of clock pulses which has different phases during one cycle of a reference clock signal supplied from the exterior. A timing setting circuit sets a latency, which is a number of clock cycles from a start of a read operation to an output of read data, at a number which is divisible by one n-th (n=2, 3, 4 . . . ) of a cycle of the reference clock signal and outputs latency information according to the set latency. An output controlling pulse switching circuit respectively outputs each of the clock pulses as a predetermined output controlling pulse in accordance with the latency information. In other words, a plurality of the output controlling pulses are switched according to the latency information.Type: GrantFiled: April 27, 2000Date of Patent: February 20, 2001Assignee: Fujitsu LimitedInventors: Tadao Aikawa, Yasuharu Sato
-
Patent number: 6188640Abstract: A data output circuit for a semiconductor memory device, such as a synchronous DRAM (SDRAM) includes an output control circuit that acquires a command in sync with an input internal clock signal and generates an output control signal used to determine the output timing of a data signal. An output buffer receives the output control signal and then outputs the data signal in accordance with an output internal clock signal. The phase of the output internal clock signal is advanced from that of the input internal clock signal. The output control circuit also includes a latency counter that generates the output control signal by counting the cycles of a second output internal clock signal, which is delayed from the first output internal clock signal.Type: GrantFiled: September 17, 1999Date of Patent: February 13, 2001Assignee: Fujitsu LimitedInventors: Tadao Aikawa, Yasuharu Sato, Hiroyuki Kobayashi, Waichirou Fujieda
-
Patent number: 6185149Abstract: A semiconductor memory includes memory cell blocks, a burst-length information generating circuit which generates burst-length information based on a burst length, and a block enable circuit which receives the burst-length information. The block enable circuit selectively enables one of the memory cell blocks when the burst length is equal to or shorter than a predetermined burst length and selectively enables a plurality of memory cell blocks based on the burst length when the burst length is longer than the predetermined burst length. Data are read from the above-mentioned one or plurality of memory cell blocks.Type: GrantFiled: June 28, 1999Date of Patent: February 6, 2001Assignee: Fujitsu LimitedInventors: Shinya Fujioka, Masao Taguchi, Yasuharu Sato, Takaaki Suzuki, Tadao Aikawa, Yasurou Matsuzaki, Toshiya Uchida
-
Patent number: 6181174Abstract: A semiconductor integrated circuit device includes a DLL circuit. The DLL circuit includes a frequency divider which frequency-divides an input clock at a frequency dividing ratio which is varied depending on a frequency of the input clock and thus results in a dummy clock and a reference clock. A delay system includes a variable delay circuit which delays the dummy clock. A control circuit controls a delay amount of the variable delay circuit so that a phase of a delayed dummy clock from the delay system and the reference clock becomes zero.Type: GrantFiled: September 23, 1999Date of Patent: January 30, 2001Assignee: Fujitsu LimitedInventors: Waichirou Fujieda, Yasuharu Sato, Nobutaka Taniguchi, Hiroyoshi Tomita, Yasurou Matsuzaki