Patents by Inventor Yasuhiro Takase
Yasuhiro Takase has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11878366Abstract: A laser processing head includes a tubular main body, and a gas supply part disposed in the main body and allowing an assist gas supplied from outside to flow into an internal space of the main body. The gas supply part includes a first gas supply hole extending along a first axis on a plane orthogonal to an axis of a tube of the main body and opening at an inner circumferential surface of the main body, a second gas supply hole forming a predetermined angle relative to the first axis around the axis, extending along a second axis on the plane orthogonal to the axis and opening at the inner circumferential surface, and a flow path forming ring facing the inner circumferential surface with a predetermined interval, and forming a cylindrical space extending along the axis between the flow path forming ring and the inner circumferential surface.Type: GrantFiled: April 27, 2020Date of Patent: January 23, 2024Assignee: AMADA CO., LTD.Inventors: Yasuhiro Takase, Akihiko Sugiyama, Chisato Udagawa
-
Patent number: 10870725Abstract: A heat curable resin composition which allows voids to be removed by heating and vacuum operation after reflow soldering, and a circuit board with an electronic component mounted thereon are provided. The heat curable resin composition of the present embodiment includes a liquid epoxy resin, a hemiacetal ester derived from monocarboxylic acid and polyvinyl ether, a curing agent, and a filler.Type: GrantFiled: April 5, 2017Date of Patent: December 22, 2020Assignee: SAN-EI KAGAKU CO., LTD.Inventors: Yasuhiro Takase, Kazuki Hanada, Hiroshi Asami
-
Patent number: 10437668Abstract: According to one embodiment, a memory controller includes: a memory I/F that reads a codeword written in a NAND memory as any one of hard-bit information, first soft-bit information, and second soft-bit information; a codeword processor that generates a codeword of an first soft-decision value from the first soft-bit information, and generates a codeword of a second soft-decision value from the second soft-bit information; a first decoder that executes hard-decision decoding on a codeword of a hard-decision value configured from the hard-bit information; a second decoder that executes first soft-decision decoding on the codeword of the first soft-decision value; and a third decoder that executes second soft-decision decoding on the codeword of the second soft-decision value, wherein the first soft-bit information includes information having a first number of bits greater than the number of bits of the hard-bit information, and the second soft-bit information includes information having a second number of bitsType: GrantFiled: September 8, 2017Date of Patent: October 8, 2019Assignee: Toshiba Memory CorporationInventor: Yasuhiro Takase
-
Patent number: 9766132Abstract: A measuring apparatus measure the amount of a metal catalyst supported on a sample that has a membrane of a metal catalyst layer containing the metal catalyst. The measuring apparatus includes a terahertz-wave emitting part that emits a terahertz wave in the range of 0.01 to 10 THz to the sample, a transmitted-terahertz-wave detection part that detects the electric field intensity of a transmitted terahertz wave that has passed through the sample, a storage that stores correlation information acquired in advance and indicating the correlation between the amount of the metal catalyst supported and the electric field intensity of the transmitted terahertz wave, and an amount-of-catalyst-supported acquisition module that acquires the amount of the metal catalyst supported on the sample, on the basis of the correlation information and the electric field intensity of the transmitted terahertz wave detected by the transmitted-terahertz-wave detection part.Type: GrantFiled: February 8, 2016Date of Patent: September 19, 2017Assignee: SCREEN Holdings Co., Ltd.Inventors: Yasuhiro Takase, Hidetoshi Nakanishi, Motohiro Kono, Kazuo Kinose
-
Patent number: 9415469Abstract: The present invention provides a solder bump formation resin composition which ensures resist (e.g., dry film) removability and which exhibits excellent solder bonding performance, even when the working substrate is placed at high temperature during reflowing, baking, or a similar process. The solder bump formation resin composition contains (A) at least one species selected from among an alkali-dissoluble thermoplastic resin having an acid value (mgKOH/g) of 110 or higher, an unsaturated fatty acid polymer having an acid value of 80 or higher, and an unsaturated fatty acid-aliphatic unsaturated compound copolymer having an acid value of 50 or higher; (B) a solvent; and (C) a solder powder, and contains no activating agent.Type: GrantFiled: July 25, 2014Date of Patent: August 16, 2016Assignee: SAN-EI KAGAKU CO., LTD.Inventors: Yasuhiro Takase, Kazuki Hanada, Kazunori Kitamura
-
Patent number: 9072205Abstract: A surface mounting method includes applying an active resin composition to at least part of a surface of a printed wiring substrate; mounting a surface mount device on the substrate; performing reflow soldering; applying an under-filling resin into a space of interest; before and/or after applying the under-filling resin, performing a vacuum treatment and/or heating at a temperature lower than the curing reaction-initiating temperature of any of the applied active resin composition and the under-filling resin; and subsequently, thermally curing the resin composition and the under-filling resin. The active resin composition contains an epoxy resin in an amount of 100 parts by weight, a blocked carboxylic acid compound in an amount of 1-50 parts by weight and/or a carboxylic acid compound in an amount of 1-10 parts by weight, and a curing agent which can initiate curing reaction at 150° C. or higher, in an amount of 1-30 parts by weight.Type: GrantFiled: February 3, 2015Date of Patent: June 30, 2015Assignee: SAN-EI KAGAKU CO., LTD.Inventors: Kazunori Kitamura, Yasuhiro Takase, Kazuki Hanada
-
Patent number: 8551819Abstract: Activated resinous composition contains, on the basis of epoxy resin being solid at a room temperature of 100 parts by weight, carboxylic acid compound of 1 to 10 parts by weight, hardening agent of 1 to 30 parts by weight, a hardening reaction initiation temperature of said hardening agent being 150° C. or higher, and solvent of 10 to 300 parts by weight.Type: GrantFiled: December 22, 2011Date of Patent: October 8, 2013Assignee: San-Ei Kagaku Co., Ltd.Inventors: Kazunori Kitamura, Yasuhiro Takase
-
Patent number: 8429499Abstract: A disk drive for encrypting user data. A motor configured to rotate a disk which stores encoded user data and an encryption flag which has not been encoded. An encoder/decoder processor configured to encode the user data that is written into the disk without encoding the encryption flag, and decodes the user data that is read out from the disk without decoding the encryption flag that is read out from the disk. An encryption processor configured to encrypt the user data at the encryption flag, wherein the encryption flag indicates encryption before the encoder/decoder processor starts encoding, and wherein the encryption processor obtains an encryption flag read out from the disk before the encoder/decoder processor completes decoding of the user data read out from the disk, commencing decryption of decoded data where the encryption flag indicates encryption before decoding of the user data is complete.Type: GrantFiled: December 7, 2010Date of Patent: April 23, 2013Assignee: HGST Netherlands B.V.Inventors: Kei Akiyama, Yasuhiro Takase, Noritoshi Shinto
-
Patent number: 8010879Abstract: The present invention provides a data storage device comprising a disk storage medium containing user data in a plurality of sectors, a head for writing or reading the user data and error correcting means for correcting an error that occurs in the user data during the reading process. The error correcting means comprises a syndrome generator for generating syndromes on the basis of the user data contained in predetermined sectors, registers for storing the syndromes generated and an exclusive OR circuit for exclusive ORing the values stored in the registers.Type: GrantFiled: October 15, 2007Date of Patent: August 30, 2011Assignee: International Business Machines CorporationInventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase
-
Patent number: 8001447Abstract: The present invention provides a data storage device comprising a disk storage medium containing user data in a plurality of sectors, a head for writing or reading the user data and error correcting means for correcting an error that occurs in the user data during the reading process. The error correcting means comprises a syndrome generator for generating syndromes on the basis of the user data contained in predetermined sectors, registers for storing the syndromes generated and an exclusive OR circuit for exclusive ORing the values stored in the registers.Type: GrantFiled: October 15, 2007Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase
-
Publication number: 20110031300Abstract: Activated resinous composition contains, on the basis of epoxy resin being solid at a room temperature of 100 parts by weight, carboxylic acid compound of 1 to 10 parts by weight, hardening agent of 1 to 30 parts by weight, a hardening reaction initiation temperature of said hardening agent being 150° C. or higher, and solvent of 10 to 300 parts by weight.Type: ApplicationFiled: July 29, 2010Publication date: February 10, 2011Applicant: SAN-EI KAGAKU CO., LTD.Inventors: Kazunori Kitamura, Yasuhiro Takase
-
Patent number: 7697224Abstract: An embodiment in accordance with the present invention enables storing in a memory, multi-bit data corresponding to analog signals read from a medium before being converted to single-bit data as recorded data. In an embodiment of the present invention, an AD converter is configured to convert analog signals from a magnetic disk to multi-bit data. A buffer circuit holds successively multi-bit data transferred from the AD converter toward a Viterbi decoder, and outputs the held plural multi-bit data in parallel. A SRAM for ECC is used for storing multi-bit data transferred from the buffer circuit.Type: GrantFiled: December 13, 2006Date of Patent: April 13, 2010Assignee: Hitachi Global Storage Technologies Netherlands B.V.Inventors: Fuminori Sai, Yasuhiro Takase, Christopher Taylor
-
Patent number: 7530009Abstract: A data storage device comprising a disk storage medium containing user data in a plurality of sectors wherein each of the plurality of sectors comprises a subdivision of a track, a head for writing or reading the user data and error correcting means for correcting an error that occurs in the user data during the reading process. The error correcting means comprises a syndrome generator for generating syndromes on the basis of the user data, a Euclid circuit, a chien search circuit and a verification circuit, and makes the error correction using a first error correcting code appended to each of a plurality of sectors and a second error correcting code appended to said sector for every block composed of a predetermined number of sectors.Type: GrantFiled: September 8, 2006Date of Patent: May 5, 2009Assignee: International Business Machines CorporationInventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase
-
Publication number: 20080155379Abstract: An exclusive OR (XOR) of user data (sector) 0, user data (sector) 1 and user data (sector) 2 is performed to provide virtual user data, thereby giving rise to a correlation of the sectors 0 to 2, and the virtual user data is appended with a second error correcting code C2 having a greater error correction capability than a first error correcting code C1, whereby an error uncorrectable with C1 is correctable with C2.Type: ApplicationFiled: October 15, 2007Publication date: June 26, 2008Inventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase
-
Publication number: 20080144207Abstract: An embodiment in accordance with the present invention enables storing in a memory, multi-bit data corresponding to analog signals read from a medium before being converted to single-bit data as recorded data. In an embodiment of the present invention, an AD converter is configured to convert analog signals from a magnetic disk to multi-bit data. A buffer circuit holds successively multi-bit data transferred from the AD converter toward a Viterbi decoder, and outputs the held plural multi-bit data in parallel. A SRAM for ECC is used for storing multi-bit data transferred from the buffer circuit.Type: ApplicationFiled: December 13, 2006Publication date: June 19, 2008Applicant: Hitachi Global Storage Technologies Netherlands B. V.Inventors: Fuminori Sai, Yasuhiro Takase, Christopher Taylor
-
Publication number: 20080141099Abstract: An exclusive OR (XOR) of user data (sector) 0, user data (sector) 1 and user data (sector) 2 is performed to provide virtual user data, thereby giving rise to a correlation of the sectors 0 to 2, and the virtual user data is appended with a second error correcting code C2 having a greater error correction capability than a first error correcting code C1, whereby an error uncorrectable with C1 is correctable with C2.Type: ApplicationFiled: October 15, 2007Publication date: June 12, 2008Inventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase
-
Patent number: 7330015Abstract: The power generation controller, which is for regulating an output voltage of a vehicle generator or a battery voltage of a vehicle battery charged by the vehicle generator by controlling an excitation current flowing into an excitation winding of the vehicle generator, includes a switching element connected in series between an output terminal of the vehicle generator and the excitation winding, a voltage control circuit on/off controlling the switching element such that one of the output voltage of the vehicle generator and the battery voltage is kept at a target voltage, and a contact abnormality detector circuit detecting a voltage of the output terminal as the output voltage of the vehicle generator, and detecting abnormality in a contact state between the power generation controller and the output terminal on the basis of the detected output voltage of the vehicle generator.Type: GrantFiled: March 13, 2006Date of Patent: February 12, 2008Assignee: Denso CorporationInventors: Yasuhiro Takase, Tadatoshi Asada, Koji Tanaka
-
Publication number: 20080025178Abstract: Embodiments of the present invention provide a data recording apparatus, recording medium and error detection method capable of detecting an error while a ratio of an error detecting code to a data string recorded in the recording medium is restrained. According to one embodiment, since a recording composite code CX smaller in size than the case where error detecting codes generated from data sectors are connected to the data sectors (small sectors) D0 to D7 is added to data string, enough capacity is ensured to record the user data on a magnetic disk.Type: ApplicationFiled: July 25, 2007Publication date: January 31, 2008Applicant: Hitachi Global Storage Technologies Netherlands B.V.Inventors: Yasuhiro Takase, Yoshiteru Ishida
-
Publication number: 20080016429Abstract: Embodiments in accordance with the present invention increase the reliability of a data storage device, and to reduce the circuit size. According to one embodiment of the present invention, a hard disk drive (HDD) executes not only error correction processing of data to be written to a magnetic disk, but also error correction processing of data stored in the DRAM. In the HDD according to this embodiment, one SRAM is shared by both kinds of error correction processing. As a result of executing the error correction processing of the data stored in the DRAM, the reliability of the HDD is improved. In addition, by using the same SRAM for the two kinds of error correction processing that differ from each other, it is possible to suppress the increase in circuit size.Type: ApplicationFiled: April 12, 2007Publication date: January 17, 2008Applicant: Hitachi Global Storage Technologies Netherlands B.V.Inventors: Kenichi Saneshige, Yasuhiro Takase, Haruo Andoh, Tomoharu Maeno
-
Publication number: 20070022359Abstract: The exclusive OR (XOR) of user data (sector) 0, user data (sector) 1 and user data (sector) 2 is taken to have the virtual user data, thereby giving rise to a correlation of the sectors 0 to 2, and its virtual user data is appended with C2 having a greater error correction capability than C1, whereby an error uncorrectable with C1 is correctable with C2.Type: ApplicationFiled: September 8, 2006Publication date: January 25, 2007Inventors: Katsuhiko Katoh, Takashi Kuroda, Hiroshi Uchiike, Yasuhiro Takase