Patents by Inventor Ya-Ting Lin

Ya-Ting Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20250095988
    Abstract: Methods for making a semiconductor device using an improved BARC (bottom anti-reflective coating) are provided herein. The improved BARC comprises a polymer formed from at least a styrene monomer having at least one or two hydrophilic substituents. The monomer(s) and substituents can be varied as desired to obtain a balance between film adhesion and wet etch resistance. Also provided is a semiconductor device produced using such methods.
    Type: Application
    Filed: December 4, 2024
    Publication date: March 20, 2025
    Inventors: Ya-Ting Lin, Yen-Ting Chen, Wei-Han Lai
  • Patent number: 12191147
    Abstract: Methods for making a semiconductor device using an improved BARC (bottom anti-reflective coating) are provided herein. The improved BARC comprises a polymer formed from at least a styrene monomer having at least one or two hydrophilic substituents. The monomer(s) and substituents can be varied as desired to obtain a balance between film adhesion and wet etch resistance. Also provided is a semiconductor device produced using such methods.
    Type: Grant
    Filed: July 27, 2021
    Date of Patent: January 7, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Ya-Ting Lin, Yen-Ting Chen, Wei-Han Lai
  • Publication number: 20220406593
    Abstract: Methods for making a semiconductor device using an improved BARC (bottom anti-reflective coating) are provided herein. The improved BARC comprises a polymer formed from at least a styrene monomer having at least one or two hydrophilic substituents. The monomer(s) and substituents can be varied as desired to obtain a balance between film adhesion and wet etch resistance. Also provided is a semiconductor device produced using such methods.
    Type: Application
    Filed: July 27, 2021
    Publication date: December 22, 2022
    Inventors: Ya-Ting Lin, Yen-Ting Chen, Wei-Han Lai
  • Patent number: 11513638
    Abstract: A silver nanowire (SNW) protection layer structure includes a substrate; a SNW layer, disposed on the substrate and covering only a partial region of a surface of the substrate, the SNW layer including a plurality of SNW channels; and a SNW protection layer, disposed on the SNW layer and covering a region corresponding to the plurality of SNW channels, the SNW protection layer including a light-resistant antioxidant. A manufacturing method for the SNW protection layer structure above is further provided. The SNW protection layer structure and the manufacturing method thereof are applicable in a touch sensor.
    Type: Grant
    Filed: December 18, 2020
    Date of Patent: November 29, 2022
    Assignee: Cambrios Film Solutions Corporation
    Inventors: Yeh-Sheng Wang, Wei-Chia Fang, Chun-Hung Chu, Chung-Chin Hsiao, Ya-Ting Lin, Shih-Ching Chen
  • Publication number: 20220197415
    Abstract: A silver nanowire (SNW) protection layer structure includes a substrate; a SNW layer, disposed on the substrate and covering only a partial region of a surface of the substrate, the SNW layer including a plurality of SNW channels; and a SNW protection layer, disposed on the SNW layer and covering a region corresponding to the plurality of SNW channels, the SNW protection layer including a light-resistant antioxidant. A manufacturing method for the SNW protection layer structure above is further provided. The SNW protection layer structure and the manufacturing method thereof are applicable in a touch sensor.
    Type: Application
    Filed: December 18, 2020
    Publication date: June 23, 2022
    Inventors: Yeh-Sheng Wang, Wei-Chia Fang, Chun-Hung Chu, Chung-Chin Hsiao, Ya-Ting Lin, Shih-Ching Chen
  • Patent number: 11258201
    Abstract: An unlocking bracket includes a fastener and an unlocking member. The fastener includes a fixing case and a support rod provided on the fixing case. The support rod is configured to bear on a connector. The fixing case is configured to sleeve on the connector. The unlocking member includes a cantilever and an unlocking block. The cantilever is configured to be rotationally mounted on the fixing case. The unlocking block is configured to abut a locking clip of the connector. The cantilever is configured to drive the unlocking block to rotate to push a locking clip of the connector.
    Type: Grant
    Filed: July 31, 2020
    Date of Patent: February 22, 2022
    Assignee: HONGFUJIN PRECISION ELECTRONICS(TIANJIN)CO., LTD.
    Inventors: Yi-Pei Hsiao, Hsiang-Yu Lien, Ya-Ting Lin, Tung-Ho Shih
  • Publication number: 20210408726
    Abstract: An unlocking bracket includes a fastener and an unlocking member. The fastener includes a fixing case and a support rod provided on the fixing case. The support rod is configured to bear on a connector. The fixing case is configured to sleeve on the connector. The unlocking member includes a cantilever and an unlocking block. The cantilever is configured to be rotationally mounted on the fixing case. The unlocking block is configured to abut a locking clip of the connector. The cantilever is configured to drive the unlocking block to rotate to push a locking clip of the connector.
    Type: Application
    Filed: July 31, 2020
    Publication date: December 30, 2021
    Inventors: YI-PEI HSIAO, HSIANG-YU LIEN, YA-TING LIN, TUNG-HO SHIH
  • Publication number: 20210295787
    Abstract: The present disclosure relates to a display device including a backlight circuit, a processing circuit, and a clock generation circuit. The backlight circuit is configured to be driven in response to a control signal. The processing circuit is electrically connected to the backlight circuit and is configured to generate a voltage signal and the control signal. The clock generating circuit is electrically connected to the processing circuit to receive the voltage signal. The processing circuit is configured to adjust the control signal according to a clock frequency of the clock signal.
    Type: Application
    Filed: December 9, 2020
    Publication date: September 23, 2021
    Inventors: Sin-Jie WANG, Kuo-Hsiang CHEN, Hsiang-Chi CHENG, Ya-Ting LIN, Shyh-Bin KUO, Yi-Cheng LAI, Yu-Chih WANG, Chung-Hung CHEN
  • Patent number: 11024247
    Abstract: An electronic device, including an antenna, includes a pixel array, a control circuit, and a gate driver. The control circuit is coupled with the antenna, and configured to receive a RF signal from the antenna. The gate driver is coupled with the control circuit and the pixel array, and includes multiple shift registers. Each of the multiple shift registers is configured to output a scan signal to the pixel array. The control circuit is configured to output a triggering signal to a first-stage shift register of the multiple shift registers. When the control circuit receives the RF signal, the triggering signal has a triggering pulse. When the first-stage shift register receives the triggering pulse, the first-stage shift register outputs the scan signal having an enabling voltage level.
    Type: Grant
    Filed: August 19, 2019
    Date of Patent: June 1, 2021
    Assignee: AU OPTRONICS CORPORATION
    Inventors: Ya-Ting Lin, Chung-Hung Chen
  • Patent number: 10964247
    Abstract: A display system includes a pixel array, an antenna, a reader circuit, and a gate driver circuit. The antenna is configured to transmit a radio frequency (RF) signal in response to a wireless communication. The reader circuit is coupled to the antenna and is configured to receive the RF signal. The gate driver circuit is coupled to the reader circuit and the pixel array. The reader circuit is further configured to generate a clock signal according to the RF signal and transmit the clock signal to the gate drive circuit. The gate driver circuit is configured to generate scanning signals according to the clock signal and transmit the scanning signals to the pixel array.
    Type: Grant
    Filed: December 26, 2019
    Date of Patent: March 30, 2021
    Assignee: AU OPTRONICS CORPORATION
    Inventors: Ya-Ting Lin, Chung-Hung Chen
  • Publication number: 20200402437
    Abstract: A display system includes a pixel array, an antenna, a reader circuit, and a gate driver circuit. The antenna is configured to transmit a radio frequency (RF) signal in response to a wireless communication. The reader circuit is coupled to the antenna and is configured to receive the RF signal. The gate driver circuit is coupled to the reader circuit and the pixel array. The reader circuit is further configured to generate a clock signal according to the RF signal and transmit the clock signal to the gate drive circuit. The gate driver circuit is configured to generate scanning signals according to the clock signal and transmit the scanning signals to the pixel array.
    Type: Application
    Filed: December 26, 2019
    Publication date: December 24, 2020
    Inventors: Ya-Ting LIN, Chung-Hung CHEN
  • Publication number: 20200258467
    Abstract: An electronic device, including an antenna, includes a pixel array, a control circuit, and a gate driver. The control circuit is coupled with the antenna, and configured to receive a RF signal from the antenna. The gate driver is coupled with the control circuit and the pixel array, and includes multiple shift registers. Each of the multiple shift registers is configured to output a scan signal to the pixel array. The control circuit is configured to output a triggering signal to a first-stage shift register of the multiple shift registers. When the control circuit receives the RF signal, the triggering signal has a triggering pulse. When the first-stage shift register receives the triggering pulse, the first-stage shift register outputs the scan signal having an enabling voltage level.
    Type: Application
    Filed: August 19, 2019
    Publication date: August 13, 2020
    Inventors: Ya-Ting LIN, Chung-Hung CHEN
  • Patent number: 10062751
    Abstract: A semiconductor device comprises a fin shaped structure, a shallow trench isolation, a diffusion break structure and a gate electrode. The fin shaped structure is disposed on a substrate. The shallow trench isolation is disposed in the substrate and surrounds the fin shaped structure. The diffusion break structure is disposed in the fin shaped structure, and the gate electrode is disposed across the fin shaped structure.
    Type: Grant
    Filed: January 9, 2017
    Date of Patent: August 28, 2018
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Hou-Jen Chiu, Ya-Ting Lin, Mei-Ling Chao, Tien-Hao Tang, Kuan-Cheng Su
  • Publication number: 20180158902
    Abstract: A semiconductor device comprises a fin shaped structure, a shallow trench isolation, a diffusion break structure and a gate electrode. The fin shaped structure is disposed on a substrate. The shallow trench isolation is disposed in the substrate and surrounds the fin shaped structure. The diffusion break structure is disposed in the fin shaped structure, and the gate electrode is disposed across the fin shaped structure.
    Type: Application
    Filed: January 9, 2017
    Publication date: June 7, 2018
    Inventors: Hou-Jen Chiu, Ya-Ting Lin, Mei-Ling Chao, Tien-Hao Tang, Kuan-Cheng Su
  • Patent number: 9865196
    Abstract: A display panel includes a display area first and second gate line driving circuits. The display area includes a plurality of pixels is configured to determine how to process a data transmitted on a data line according to first and second control signals transmitted on first and second gate lines respectively and a second control signal transmitted on a second gate line and determine when to emit light according to a light emitting control signal transmitted on a light emitting control line. The first gate line driving circuit is coupled to the first gate line and for providing the first control signal thereto. The second gate line driving circuit is coupled to the second gate line and the light emitting control line and configured to provide the second control signal and the light emitting control signal thereto, respectively.
    Type: Grant
    Filed: February 19, 2015
    Date of Patent: January 9, 2018
    Assignee: AU OPTRONICS CORP.
    Inventors: Ya-Ting Lin, Yu-Sheng Huang
  • Patent number: 9640527
    Abstract: An electrostatic discharge (ESD) protection device includes a first trigger element and a first silicon control rectifier (SCR) element. The first trigger element has a first parasitic bipolar junction transistor (BJT) formed in a substrate. The first SCR element has a second parasitic BJT formed in the substrate. The first parasitic BJT and the second parasitic BJT has a common parasitic bipolar base, and the first parasitic BJT has a trigger voltage substantially lower than that of the second parasitic BJT.
    Type: Grant
    Filed: June 2, 2015
    Date of Patent: May 2, 2017
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Ya-Ting Lin, Yi-Chun Chen, Tien-Hao Tang
  • Patent number: 9542884
    Abstract: A display panel includes a display area first and second gate line driving circuits. The display area includes a plurality of pixels is configured to determine how to process a data transmitted on a data line according to first and second control signals transmitted on first and second gate lines respectively and a second control signal transmitted on a second gate line and determine when to emit light according to a light emitting control signal transmitted on a light emitting control line. The first gate line driving circuit is coupled to the first gate line and for providing the first control signal thereto. The second gate line driving circuit is coupled to the second gate line and the light emitting control line and configured to provide the second control signal and the light emitting control signal thereto, respectively.
    Type: Grant
    Filed: August 18, 2014
    Date of Patent: January 10, 2017
    Assignee: AU OPTRONICS CORP.
    Inventors: Ya-Ting Lin, Ting-Wei Guo
  • Publication number: 20160358904
    Abstract: An electrostatic discharge (ESD) protection device includes a first trigger element and a first silicon control rectifier (SCR) element. The first trigger element has a first parasitic bipolar junction transistor (BJT) formed in a substrate. The first SCR element has a second parasitic BJT formed in the substrate. The first parasitic BJT and the second parasitic BJT has a common parasitic bipolar base, and the first parasitic BJT has a trigger voltage substantially lower than that of the second parasitic BJT.
    Type: Application
    Filed: June 2, 2015
    Publication date: December 8, 2016
    Inventors: Ya-Ting Lin, Yi-Chun Chen, Tien-Hao Tang
  • Patent number: 9443841
    Abstract: An electrostatic discharge protection structure comprises an isolation layer, a high voltage P-well, an N-well, a P-well, a first doped region of N-type conductivity, a second doped region of P-type conductivity, a third doped region of N-type conductivity, a fourth doped region of P-type conductivity, an anode, and a cathode. The isolation layer is disposed on a substrate. The high voltage P-well is disposed on the isolation layer. The N-well is disposed in the high voltage P-well. The P-well is disposed in the high voltage P-well, and the P-well is separated from the N-well. The first and the second doped regions are disposed in the N-well. The third and the fourth doped regions are disposed in the P-well. The anode is electrically connected to the first doped region and the second doped region, and the cathode is electrically connected to the fourth doped region.
    Type: Grant
    Filed: January 4, 2016
    Date of Patent: September 13, 2016
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Lu-An Chen, Ya-Ting Lin, Tien-Hao Tang
  • Patent number: 9384694
    Abstract: A display panel includes a control circuit and a pixel structure. The control circuit selectively provides a data signal or a first reference voltage signal. The pixel structure includes a capacitor, a first, a second and a third switch unit. For the first switch unit, a first and a second terminal are coupled to two the capacitor in series, and a control terminal receives a control signal. For the second switch unit, a first terminal is coupled to the second terminal of the first switch unit, and the control terminal receives a first scan signal. For the third switch unit, a first terminal receives the data or first reference voltage signal, a second terminal is coupled to the second terminal of the second switch unit and a light emitting element, and the control terminal is coupled to the second terminal of the first switch unit.
    Type: Grant
    Filed: December 1, 2014
    Date of Patent: July 5, 2016
    Assignee: AU OPTRONICS CORPORATION
    Inventors: Ting-Wei Guo, Yu-Sheng Huang, Ya-Ting Lin, Chun-Pin Fan